

The ALMA Correlator LTA (Long Term Accumulator) Function

1 Introduction **** PRELIMINARY****

We will provide a Long Term Accumulation (LTA) function on the ALMA Correlator Cards, with a minimum of 1 msec integration for SELF products and a minimum of 16 msec for CROSS products. Additionally, we will provide the capability of high speed readout, with every result read out every 1 msec, where no Long Term Accumulation function is provided. This is intended to be an option for possible use at a later time.

All references to 1 msec specifically refer to 1.048576 msec, the fundamental blanking cycle in the system, and 16 msec is 16 times 1.048576 msec. The blanking cycle is 131,072 system clock cycles (8 nsec per cycle), of which 256 clock cycles are blanked and 130,816 cycles perform correlation.

The approximate maximum data rate available from one correlator array (see below) is 308 MByte/sec in the system proposed in these notes (1.2 GByte/sec from the total of four arrays).

The following discussion is based on a 64 antenna ALMA system.

2 Correlator Arrays

The ALMA correlator will contain four arrays of correlator cards, one array per baseband pair. Each array consists of 32 planes, and each plane consists of 4 correlator cards, as shown below (one of four arrays shown, 128 cards per array). Each plane correlates contiguous blocks of samples, provided by the memory cards. There are 32 parallel planes in order to handle the 32 parallel output paths from the sampler. The memory cards re-package the samples to drive the correlator planes.




Figure 1, MMA Correlator Array

Each individual correlator card has 1,024 correlator blocks (32×32), and each block produces 256 sixteen bit wide results every integration period. This is a total of 262,144 results per card. These correlator blocks will be referred to as hardware baselines or just as baselines. On the diagonal cards (0 and 3), there are $32 \times 256 = 8,192$ self product results on each card. This leaves 253,952 non-self products on each of these cards, where half (126,976) are LEADS and the other half are LAGS.

There are a total of 16,384 self products, 516,096 LEADS and 516,096 LAGs per plane. The total number of results in one card, one plane, one array and in the complete system of four arrays are:

PRODUCT	ONE NON-DIAG CARD	ONE DIAG CARD	ONE PLANE	ONE ARRAY	FOUR ARRAYS
SELF	0	8,192	16,384	524,288	2,097,152
CROSS	262,144	253,952	1,032,192	33,030,144	132,120,576
TOTAL	262,144	262,144	1,048,576	33,554,432	134,217,728

(Total ram storage for 134,217,728 results at 4 bytes per result = 536,870,912 bytes; if double buffered, this produces a total of 1,073,741,824 bytes = 1 Gbyte total.)

2.1 Correlator Plane

Figure 2, One Correlator Plane , shows a set of four correlator cards, forming a single plane (1 of 32) of a correlator array, with the diagonal correlator chips highlighted. Each chip contains 16 baselines (a baseline produces 256 product results), and in each diagonal chip four of the baselines are SELF products (the baselines on the chip diagonal). Each card contains 64 chips, labeled 0-63 in the figure.




Figure 2, One Correlator Plane

The defined numbering order for hardware baselines in a correlator plane is given in Appendix I, Baseline Map.

3 Initial LTA Goals

Two basic operating modes for the correlator card are planned:

- 1) Low Speed Mode: Read correlator chip SELF products every 1 msec, and CROSS products every 16 msec. Provide Long Term Accumulation locally (on the Correlator card) in multiples of 1 msec for SELF and multiples of 16 msec for CROSS results.

All results are transferred out of the correlator card on a single output data link, at a rate of 32 nsec per result. Results are 32 bit unsigned integers.

- 2) High Speed Mode: Read all correlator chip products (SELF and CROSS), every 1 msec. No Long Term Accumulation is provided. Results are transferred out of the correlator card on 8 parallel output data links, at a rate of 16 nsec per result on each of the 8 links. Results are 16 bit unsigned integers.

3.1 LTA Implementation

There are 64 correlator chips on a correlator card. The chips are grouped in 8 groups of eight. Each group of 8 chips connects to a LTA. In Low Speed Mode, results from four LTA are multiplexed together, producing two output streams that are further multiplexed into one final output data link at the card output. In High Speed Mode, each group of 8 chips drives a separate output data link.

Within each group of 8 chips, pairs of chips are tri-stated together, so there are four tri-state buses feeding each LTA. Each bus is 16 bits wide. The tri-state buses are restricted to being driven by only two chips in order to accommodate the High Speed Mode, where each chip access must be completed in 64 nsec. This is on the conservative side. All 8 chips on one tri-state bus would require 16 nsec accesses in High Speed Mode. Four chips per bus would probably be reasonable, but this still requires two 16 bit buses into the LTA, and pin counts will probably require that we use a separate CPLD to multiplex the chip buses into a single 16 pin bus to the LTA. The LTA will consist of a 240 pin plastic quad flat pack FPGA and a static ram. A 144 pin PQFP CPLD will be used to multiplex the four chip buses into the FPGA.

The output data links will pass data that is 16 bits wide. The 32 bit data width from the LTA will be passed in two 16 bit words. Present plans call for investigating the use of the National or TI LVDS serial links, using the serializers that handle 21 bits of parallel data. The link requires 4 twisted pairs. Present plans also call for investigating the use of 2 mm Hard Metric connectors, where a single backplane cable connector consists of a wafer with two twinaxial differential pairs, so a cable assembly of two cable wafers is required for the Low Speed Mode output data link.

The High Speed Mode output links will require 8 output cable assemblies, or a total of 16 cable wafers.

The two modes will not co-exist. Different FPGA personalities will be required for the two modes. High Speed Mode will require a completely different LTA path, external to the correlator card. No further consideration will be given to this mode in the following discussion.

The on card LTA functions will be followed by subsequent LTA stages, to further combine results from individual planes as necessary.

4 Readout Cycle

A single correlator chip can be considered to contain 16 baselines of 256 results each. For purposes of reading results from the chips, we do not need to know what the 256 results represent. (The results could be four sets of 64 lags from polarization pairs for example.) Most chips in the system will be producing only CROSS products, while some chips will produce both CROSS and SELF products. The chip will do dump to storage for the SELF products every blanking cycle (the 1.048576 msec cycle), and dump to storage for the CROSS products every 16 blanking cycles.

The LTA must read all SELF products every 1 msec and all CROSS products every 16 msec. Thus it is required that on average, we read all the SELF products and 1/16 of the CROSS products every 1 msec.

The readout of SELF products will require 0.262144 msec (1/4 of the blanking cycle). This will be referred to as TIME SLOT 0. Readout of CROSS products will require 0.524288 msec (1/2 of the blanking cycle). This will be referred to as TIME SLOT 1. The final 1/4 of the blanking cycle provides time for housekeeping chores if needed.

5 Data Rates

Looking at the maximum data rate available from a single plane of one correlator array, we have 16,384 SELF results per 1 msec or 15,600,000 results per second, plus 1,032,192 CROSS results per 16 msec or 61,523,437 results per second. This is a total of approximately 77 million results per second. At four bytes per result, this is 308 MByte/sec data rate capacity from a single plane, 9.9 GByte /sec total from one array of 32 planes, and 39.4 GByte/sec total from all four arrays.

On a per card basis, there are 262,144 CROSS results per 16 msec from a non-diagonal card, and 253,952 CROSS results from a diagonal card, plus 8192 SELF results per 1 msec from a diagonal card. The data rate from a non-diagonal card is thus 15,625,000 results per second, or 62.5 MByte/sec. From a diagonal card the rate is 91.8 MByte/sec. The total for the four cards in one plane is thus approximately 308 MByte/sec. (These are the rates if all results are transferred from the cards using the shortest accumulation times of 1 msec for SELF and 16 msec for CROSS.)

We need to determine how we will throttle back on the data in the subsequent stages of the LTA (the stages that follow the correlator card LTA). The scheme proposed below will cut the maximum data rate by a factor of 32, so that the 308 MByte/sec from each of 32 planes in an array is cut back to 308 MByte/sec total from one array.

We presently propose to use a pipelined adder tree following the 32 planes of a correlator array. At one extreme (2 GHz bandwidth), this adder tree will add together the results from 32 planes. At the other extreme (2 GHz/32 bandwidth), the adder tree will provide a path by which the results from 32 planes are multiplexed out to the final link to the VME system.

At full bandwidth (2 GHz), all 32 planes can be summed together, producing 256 spectral channel results per baseline in each of the four arrays, with minimum integration times of 1 msec and 16 msec for SELF and CROSS results respectively. At minimum bandwidth (62.5 MHz), all 32 planes contain distinct lags, producing 8192 spectral channel results per baseline in each of the four arrays. But in order to multiplex all 32 planes to the output instead of adding the 32 planes, the minimum integration time must be increased by a factor of 32.

Table 1, Integration Times, tabulates the total number of spectral channels produced across all four arrays, for each bandwidth from 2 GHz to 62.5 MHz, where the minimum integration times are increased by factors of 2 for each factor of 2 increase in the number of available spectral channels. The number of spectral channels from each array could be for a single baseband, or split between the two basebands in a pair, or split into full polarization mode (RR, RL, LR, LL).

BANDWIDTH EACH BB	SPEC CHANS EACH ARRAY	SPEC CHANS TOTAL	MIN SELF INT	MIN CROSS INT
2 GHz	256	1024	1 msec	16 msec
1 GHz	512	2048	2 msec	32 msec
500 MHz	1024	4096	4 msec	64 msec
250 MHz	2048	8192	8 msec	128 msec
125 MHz	4096	16384	16 msec	256 msec
62.5 MHz	8192	32768	32 msec	512 msec

Table 1, Integration Times

Table 1, Integration Times, presents integration times for cases where maximum spectral resolution is required at each bandwidth. It should be possible to trade spectral resolution for integration time. At the more narrow bandwidths, if it is not required to retain the full spectral resolution, then the integration times can be decreased proportional to the decrease in resolution. If we discard the additional spectral resolution, so that we develop only 1024 spectral channels (across all 4 arrays), then the minimum integration times remain at 1 msec for SELF and 16 msec for CROSS.

A possible tradeoff to consider providing is a mode where we take the signals from one baseband pair and process them through the four baseband pair paths of the correlator. In this case, the data could be gated in each array, where only one array is gated on at a time. Each array integrates for $\frac{1}{4}$ of the available time. As an example, at a bandwidth of 500 MHz, we have the capacity to produce 1024 spectral channels in each array, or 4096 spectral channels total, and each array integrates for 4 msec / 64 msec for SELF/CROSS products. The results that are read out of each array every 4 msec / 64 msec contain integrations that actually represent only 1 msec / 16 msec actual integration time due to the gating.

6 Data Readout

Appendix II provides details of the data paths on the correlator card, and gives an example of which chip baselines might be read out in each time slot during a set of sixteen 1 msec intervals, in a set of two LTA. Results are not double buffered in the LTA functions. This requires that the off card adder tree is capable of accepting data when it is presented, rather than being able to request data from the correlator card. Additionally, if the LTA is accumulating for multiple integration times (e.g. four 16 msec intervals), at the end of 64 msec the results will be transferred out of the correlator card in a single 16 msec interval instead of being spread out over a 64 msec interval. Double buffering will be provided at the output of the adder tree, so that the VME system is not forced to take bursts of data in this manner. For example, if the LTA accumulation time is 64 msec, each dump of data will be available for the whole 64 msec interval.

Re-iterating, SELF results always dump from correlator chip to on card LTA every 1 msec. CROSS results always dump from correlator chip to on card LTA every 16 msec. The LTA then accumulates SELF results for multiples of 1 msec and CROSS results for multiples of 16 msec. But the accumulated results dump from the LTA to the adder tree in 1 msec bursts for SELF and 16 msec bursts for CROSS.

LTA accumulation time is controlled on a baseline basis. For every baseline being processed by the LTA, it is necessary to specify if it is time to Clear Accumulator and to transfer the previous accumulated result to the adder tree. When processing SELF products, a LTA reads two baselines at a time, 256 results per baseline, 256 nsec per result, for a total of 65 usec. The LTA thus must be updated every 65 usec with the Clear Accumulator state for two baselines. For CROSS products, the LTA must be updated every 262 usec, with the state for four baselines.

7 Ram Storage Requirements


Each local LTA provides storage for 8 correlator chips times 16 baselines times 256 results each = 32,768 results. Each storage location is 4 bytes wide, so this is 128K Bytes total ram per LTA. The total storage on one correlator card is thus 8 times 128K or 1 M Byte total, and the total storage in one correlator plane is 4 M Byte. Thus the first stage of the adder tree must provide 4 M Byte per plane for each of 32 planes, or 128 M Byte total ram storage for one array. Subsequent stages of the adder tree require half as much storage at each stage, with a double buffered output stage, for a total of 256 M Byte storage in the adder tree for one array.

1 OF BASELINES DISTRIBUTED ACROSS 4 CORRELATOR CARDS IN ONE PLANE OF A MMA CORRELATOR ARRAY

LAG BASELINES ABOVE DIAGONAL

CARD 3

7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1 2079 2078 2076 2073 2069 2064 2058 2051 2043 2034 2024 2013 2001 1988 1974 1959 1943 1926 1908 1889 1869 1848 1826 1803 1779 1754 1728 1701 1673 1644 1614 1583	1551 1518 1484 1449 1413 1376 1338 1299 1259 1218 1176 1133 1089 1044 998 951 903 854 804 753 701 648 594 539 483 426 368 309 249 188 126 63														
1 2078 2077 2075 2072 2068 2063 2057 2050 2042 2033 2023 2012 2000 1987 1973 1958 1942 1925 1907 1888 1868 1847 1825 1802 1778 1753 1727 1700 1672 1643 1613 1582	1550 1517 1483 1448 1412 1375 1337 1298 1258 1217 1175 1132 1088 1043 997 950 902 853 803 752 700 647 593 538 482 425 367 308 248 187 125 62 17														
1 2076 2075 2074 2071 2070 2066 2061 2055 2048 2040 2031 2021 2010 1998 1985 1971 1956 1940 1923 1905 1886 1866 1845 1823 1800 1776 1751 1725 1698 1670 1641 1611 1580	1548 1515 1481 1446 1410 1373 1335 1296 1256 1215 1173 1130 1086 1041 995 948 900 851 801 750 698 645 591 536 480 423 365 306 246 185 123 60														
1 2069 2068 2067 2067 2062 2056 2049 2041 2032 2022 2011 1999 1986 1972 1957 1941 1924 1906 1887 1867 1846 1824 1801 1777 1752 1726 1699 1671 1642 1612 1581	1549 1516 1482 1447 1411 1374 1336 1297 1257 1216 1174 1131 1087 1042 996 949 901 852 802 751 699 646 592 537 481 424 366 307 247 186 124 61														
1 2064 2063 2062 2061 2060 2059 2053 2046 2038 2029 2019 2008 1996 1983 1969 1954 1938 1921 1903 1884 1864 1843 1821 1798 1774 1749 1723 1696 1668 1639 1609 1578	1546 1513 1479 1444 1408 1373 1333 1294 1254 1213 1171 1128 1084 1039 993 946 898 849 799 748 696 643 589 534 478 421 363 304 244 183 121 58 16														
1 2058 2057 2056 2055 2054 2053 2052 2045 2037 2028 2018 2007 1995 1982 1968 1953 1937 1920 1902 1883 1863 1842 1820 1797 1773 1748 1722 1695 1667 1638 1608 1577	1545 1512 1478 1443 1407 1370 1332 1293 1253 1212 1170 1127 1083 1038 992 945 897 848 798 747 695 642 588 533 477 420 362 303 243 182 120 57														
1 2051 2050 2049 2048 2047 2046 2045 2044 2036 2027 2017 2006 1994 1981 1967 1952 1936 1919 1901 1882 1862 1841 1819 1796 1772 1747 1721 1694 1666 1637 1607 1576	1544 1511 1477 1442 1406 1369 1331 1292 1252 1211 1169 1126 1082 1037 991 944 896 847 797 746 694 641 587 532 476 419 361 302 242 181 119 56														
1 2043 2042 2041 2040 2039 2038 2037 2036 2035 2026 2015 1993 1980 1966 1951 1935 1918 1900 1881 1861 1840 1818 1795 1771 1746 1720 1693 1665 1636 1606 1575	1543 1510 1476 1441 1405 1368 1330 1291 1251 1210 1168 1125 1081 1036 990 943 895 846 796 745 693 640 586 531 475 418 360 301 241 180 118 55														
1 2034 2033 2032 2031 2030 2029 2028 2027 2026 2025 2015 2004 1992 1979 1959 1935 1914 1899 1880 1860 1839 1817 1794 1770 1745 1719 1692 1664 1635 1605 1574	1542 1509 1475 1440 1404 1367 1329 1290 1250 1209 1167 1124 1080 1035 989 942 894 845 795 744 692 639 585 530 474 417 359 300 240 179 117 54 15														
1 2024 2023 2022 2021 2020 2019 2018 2017 2016 2015 2004 1993 1971 1948 1924 1903 1880 1859 1838 1816 1793 1769 1744 1718 1691 1663 1634 1604 1573	1541 1508 1474 1439 1403 1366 1289 1249 1208 1166 1123 1079 1034 988 941 893 844 794 743 691 638 584 532 473 416 358 299 239 178 116 53														
1 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 1993 1977 1963 1948 1932 1915 1897 1878 1858 1837 1815 1792 1768 1743 1717 1690 1662 1633 1603 1572	1540 1507 1473 1438 1402 1365 1327 1288 1248 1207 1165 1122 1078 1033 987 940 892 843 793 742 690 637 583 528 472 415 357 298 238 177 115 52														
1 2001 2000 1999 1998 1997 1996 1995 1994 1993 1992 1991 1990 1989 1977 1962 1947 1931 1914 1896 1877 1857 1836 1814 1791 1767 1742 1716 1689 1661 1632 1602 1571	1539 1506 1472 1437 1401 1364 1326 1287 1247 1206 1164 1121 1077 1032 986 939 891 842 792 741 689 636 582 527 471 414 356 297 237 176 114 51														
1 1988 1987 1986 1984 1983 1982 1981 1980 1979 1977 1976 1975 1961 1946 1933 1913 1895 1876 1855 1835 1813 1790 1766 1741 1715 1688 1661 1631 1601 1570	1538 1505 1474 1436 1400 1363 1325 1286 1246 1205 1163 1120 1076 1031 985 938 890 841 791 740 688 635 581 526 470 413 355 296 236 175 113 50														
1 1974 1973 1972 1971 1970 1969 1968 1967 1966 1965 1964 1963 1962 1961 1960 1959 1958 1957 1956 1955 1954 1934 1892 1875 1855 1834 1812 1789 1765 1740 1714 1687 1659 1630 1600 1560	1537 1504 1470 1435 1399 1362 1324 1285 1245 1204 1162 1119 1075 1030 984 937 889 840 790 739 687 643 580 525 469 412 354 295 235 174 112 49														
1 1959 1958 1957 1956 1955 1954 1953 1952 1951 1950 1949 1948 1947 1946 1945 1944 1943 1942 1941 1940 1939 1938 1937 1936 1935 1934 1933 1932 1931 1930 1929 1928	1536 1503 1469 1434 1398 1361 1323 1284 1254 1203 1161 1118 1074 1029 983 936 888 839 789 738 686 633 579 524 468 411 353 294 234 173 111 48														
1 1943 1942 1941 1940 1939 1938 1937 1936 1935 1934 1933 1932 1931 1930 1929 1928 1927 1926 1925 1924 1923 1922 1921 1920 1919 1918 1917 1916 1915 1914 1913 1912 1911 1910 1909	1535 1502 1468 1433 1397 1360 1322 1283 1243 1202 1160 1117 1073 1028 982 935 887 838 788 737 685 632 578 523 467 410 352 293 233 172 110 47														
1 1926 1925 1924 1923 1922 1921 1920 1919 1918 1917 1916 1915 1914 1913 1912 1911 1910 1909 1908 1907 1906 1905 1904 1903 1902 1901 1900 1899 1898 1897 1896 1895	1534 1501 1467 1432 1396 1359 1321 1282 1242 1201 1159 1116 1072 1027 981 934 886 837 787 736 684 631 577 522 466 409 351 292 232 171 109 46														
1 1908 1907 1906 1905 1904 1903 1902 1901 1900 1899 1898 1897 1896 1895 1894 1893 1892 1891 1890 1889 1888 1887 1886 1885 1884 1883 1882 1881 1880 1879 1878	1533 1500 1466 1433 1396 1356 1320 1281 1241 1200 1158 1115 1072 1026 980 933 885 836 786 735 683 630 576 521 465 408 350 291 231 170 108 45														
1 1889 1888 1887 1886 1885 1884 1883 1882 1881 1880 1879 1878 1877 1876 1875 1874 1873 1872 1871 1870 1869 1868 1867 1866 1865 1864 1863 1862 1861 1860 1859	1532 1499 1465 1430 1394 1357 1319 1280 1240 1199 1155 1114 1074 1025 979 932 884 835 785 734 682 629 575 520 464 407 349 290 230 169 107 44														
1 1869 1868 1867 1866 1865 1864 1863 1862 1861 1860 1859 1858 1857 1856 1855 1854 1853 1852 1851 1850 1849 1848 1847 1846 1845 1844 1843 1842 1841 1840 1839	1531 1498 1464 1429 1393 1356 1318 1279 1239 1198 1156 1113 1069 1024 978 931 883 834 784 733 681 628 574 519 463 406 348 289 229 168 106 43														
1 1848 1847 1846 1845 1844 1843 1842 1841 1840 1839 1838 1837 1836 1835 1834 1833 1832 1831 1830 1829 1828 1827 1826 1825 1824 1823 1822 1821 1820 1819	1530 1497 1463 1424 1392 1353 1317 1278 1238 1197 1155 1112 1068 1023 977 930 882 833 783 732 680 627 573 518 462 405 347 288 228 167 105 42														
1 1826 1824 1823 1822 1821 1820 1819 1818 1817 1816 1815 1814 1813 1812 1811 1810 1809 1808 1807 1806 1805 1804 1803 1802 1801 1799 1798 1797 1796	1529 1496 1462 1427 1391 1354 1316 1277 1327 1196 1154 1111 1067 1022 976 929 881 832 782 731 679 626 572 517 461 404 346 287 227 166 104 41														
1 1803 1802 1801 1799 1798 1797 1796 1795 1794 1793 1792 1791 1790 1789 1788 1787 1786 1785 1784 1783 1782 1781 1780 1779 1778 1777 1776 1775	1528 1495 1461 1426 1390 1353 1315 1276 1326 1195 1153 1110 1066 1021 975 928 8														



CORRELATOR CARD (INCLUDES LTA)

SELF AND CROSS ON CARD

"REPRESENTATIVE" READOUT
SEQUENCE FOR ONE COLUMN PAIR

LTA 0

1 MSEC NR	TIME SLOT	CHIP BUS 0	CHIP BUS 1	CHIP BUS 2	CHIP BUS 3
		CHIP BSLINES	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES
0	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
1	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
2	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
3	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
4	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
5	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
6	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
7	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
8	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
9	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
10	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
11	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
12	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
13	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
14	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		
15	SLOT0	0, 0.5, 10, 15	3, 0.5, 10, 15		

LTA 4


1 MSEC NR	TIME SLOT	CHIP BUS 0	CHIP BUS 1	CHIP BUS 2	CHIP BUS 3
		CHIP BSLINES	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES
0	SLOT0				
1	SLOT0				

NO RESULTS READ FROM
THESE CHIP BUSES
DURING TIME SLOT 0

LOW SPEED MODE: 1 MSEC MIN SELF 16 MSEC MIN CROSS

TIME SLOT 0 TOTAL TIME = 0.262144 msec
(1/4 OF THE BLANKING INTERVAL)

32 SELF BASELINES, 8192 SELF RESULTS TOTAL
READ OUT EACH BLANKING INTERVAL




TIME SLOT 1 TOTAL TIME = 0.524288 msec
(1/2 OF THE BLANKING INTERVAL)

64 CROSS BASELINES, 16,384 CROSS RESULTS TOTAL READ OUT EACH BLANKING INTERVAL
(TRUE FOR 1 MSEC # 0 - 13; ONLY 48 CROSS BASELINES, 12,288 CROSS RESULTS IN #14 AND
#15) (16,384x14 PLUS 12,288x2 = 253,952 TOTAL CROSS RESULTS)

8192 SELF + 253,952 CROSS TOTAL PER CARD

HIGH SPEED MODE: 1MSEC FOR SELF AND CROSS

CARD DRAINED IN 1/2 THE BLANKING INTERVAL




8 LVDS OUTPUT BUSSES
EACH BUS PASSES 16 BIT RESULTS
62.5 MHZ PARALLEL RATE INTO LVDS
SERIALIZERS;

EACH BUS OUTPUTS 32,768 RESULTS.
AT 16 nsec EACH = 0.524288 msec

MAX OF TWO CORRELATOR
CHIPS PER CHIP BUS
IN ORDER TO SUPPORT THE
HIGH SPEED READOUT
OPTION

SELF RESULTS ARE ACCUMULATED IN THE LTA IN MULTIPLES OF 1 MSEC
CROSS RESULTS ARE ACCUMULATED IN THE LTA IN
MULTIPLES OF 16 MSEC

SELF RESULTS ARE DUMPED IN 1 MSEC
CROSS RESULTS ARE DUMPED IN 16 MSEC
NO MATTER WHAT THE LTA ACCUMULATION TIME IS SET FOR




EACH 1 MSEC INTERVAL, ONLY ONE CORRELATOR
CHIP PER CHIP BUS IS ACCESSED, 4 BASELINES
PER ACCESSED CHIP, 256 RESULTS PER BASELINE

1024 SELFS IN ONE CHIP
TIMES 256 nsec EACH
EQUALS 262.144 usec EACH 1.048576 msec

EACH 1 MSEC INTERVAL, ONLY ONE CORRELATOR
CHIP PER CHIP BUS IS ACCESSED, 2 BASELINES
PER CHIP READ OUT, 256 RESULTS PER BASELINE,
512 RESULTS TIMES 1.024 usec = 524.288 usec

File:	<Title>
Size:	D Document Number
Date:	Friday, May 28, 1999
Sheet:	1 of 1




LOW SPEED MODE: 1 MSEC MIN SELF 16 MSEC MIN CROSS

TIME SLOT 0 TOTAL TIME = 0.262144 msec
(1/4 OF THE BLANKING INTERVAL)

TIME SLOT 1 TOTAL TIME = 0.524288 msec
(1/2 OF THE BLANKING INTERVAL)


32 SELF BASELINES, 8192 SELF RESULTS TOTAL
READ OUT EACH BLANKING INTERVAL

64 CROSS BASELINES, 16,384 CROSS RESULTS TOTAL READ OUT EACH BLANKING INTERVAL
(TRUE FOR 1 MSEC # 0 - 13; ONLY 48 CROSS BASELINES, 12,288 CROSS RESULTS IN #14 AND
#15) (16,384x14 PLUS 12,288x2 = 253,952 TOTAL CROSS RESULTS)



HIGH SPEED MODE: 1MSEC FOR SELF AND CROSS


CARD DRAINED IN 1/2 THE BLANKING INTERVAL



LTA FUNCTION ONLY
AVAILABLE
IN LOW SPEED MODE


8 LVDS OUTPUT BUSSES
EACH BUS PASSES 16 BIT RESULTS
62.5 MHZ PARALLEL RATE INTO LVDS
SERIALIZERS;

EACH BUS OUTPUTS 32,768 RESULTS,
AT 16 nsec EACH = 0.524288 msec



SELF RESULTS ARE ACCUMULATED IN THE LTA IN MULTIPLES OF 1 MSEC
CROSS RESULTS ARE ACCUMULATED IN THE LTA IN MULTIPLES OF 16 MSEC

SELF RESULTS ARE DUMPED IN 1 MSEC
CROSS RESULTS ARE DUMPED IN 16 MSEC
NO MATTER WHAT THE LTA
ACCUMULATION TIME IS SET FOR



Title	<Title>
Size	Document Number
D	<Doc>

CORRELATOR CARD (INCLUDES LTA)

NO SELFS ON CARD

"REPRESENTATIVE" READOUT
SEQUENCE FOR ONE COLUMN
PAIR

LTA 0

1 MSEC NR	TIME SLOT	CHIP BUS 0	CHIP BUS 1	CHIP BUS 2	CHIP BUS 3
0	SLOT0	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES
1	SLOT0				
2	SLOT0				
3	SLOT0				
4	SLOT0				
5	SLOT0				
6	SLOT0				
7	SLOT0				
8	SLOT0				
9	SLOT0				
10	SLOT0				
11	SLOT0				
12	SLOT0				
13	SLOT0				
14	SLOT0				
15	SLOT0				

LTA 4

1 MSEC NR	TIME SLOT	CHIP BUS 0	CHIP BUS 1	CHIP BUS 2	CHIP BUS 3
0	SLOT0	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES
1	SLOT0				
2	SLOT0				
3	SLOT0				
4	SLOT0				
5	SLOT0				
6	SLOT0				
7	SLOT0				
8	SLOT0				
9	SLOT0				
10	SLOT0				
11	SLOT0				
12	SLOT0				
13	SLOT0				
14	SLOT0				
15	SLOT0				

NO RESULTS READ FROM
THESE CHIP BUSES
DURING TIME SLOT 0

NO RESULTS READ FROM
THESE CHIP BUSES
DURING TIME SLOT 0

TIME SLOT 0 = SELF

TIME SLOT 1 = CROSS

1 MSEC NR	TIME SLOT	CHIP BUS 0	CHIP BUS 1	CHIP BUS 2	CHIP BUS 3
0	SLOT1	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES
1	SLOT1	2 0,1	1 0,1	6 0,1	5 0,1
2	SLOT1	2 2,3	1 2,3	6 2,3	5 2,3
3	SLOT1	2 4,5	1 4,5	6 4,5	5 4,5
4	SLOT1	2 6,7	1 6,7	6 6,7	5 6,7
5	SLOT1	2 8,9	1 8,9	6 8,9	5 8,9
6	SLOT1	2 10,11	1 10,11	6 10,11	5 10,11
7	SLOT1	2 12,13	1 12,13	6 12,13	5 12,13
8	SLOT1	2 14,15	1 14,15	6 14,15	5 14,15
9	SLOT1	0 1,2	3 1,2	7 1,2	3 1,2
10	SLOT1	0 3,4	3 3,4	7 3,4	3 3,4
11	SLOT1	0 6,7	3 6,7	7 6,7	3 6,7
12	SLOT1	0 8,9	3 8,9	7 8,9	3 8,9
13	SLOT1	0 11,12	3 11,12	7 11,12	3 11,12
14	SLOT1	0 13,14	3 13,14	7 13,14	3 13,14
15	SLOT1	0 0,5	3 0,5	7 0,5	3 0,5

1 MSEC NR	TIME SLOT	CHIP BUS 0	CHIP BUS 1	CHIP BUS 2	CHIP BUS 3
0	SLOT0	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES	CHIP BSLINES
1	SLOT0				
2	SLOT0				
3	SLOT0				
4	SLOT0				
5	SLOT0				
6	SLOT0				
7	SLOT0				
8	SLOT0				
9	SLOT0				
10	SLOT0				
11	SLOT0				
12	SLOT0				
13	SLOT0				
14	SLOT0				
15	SLOT0				

BLANKING INTERVAL

TIME SLOT 0 SELF TIME SLOT 1 CROSS IDLE

1.048576 MSEC
131,072 EIGHT NSEC CLOCK PERIODS


EACH 1 MSEC INTERVAL, ONLY ONE CORRELATOR
CHIP PER CHIP BUS IS ACCESSED, 4 BASELINES
PER ACCESSED CHIP, 256 RESULTS PER BASELINE

1024 SELFS IN ONE CHIP
TIMES 256 nsec EACH
EQUALS 262.144 uscc
EACH 1.048576 msec


16 SECNS PER CHIP ACCESS
1024 SECNS TIMES 1.048576 msec = 524,288 uscc

64 nsec/RESULT
CHIP ACCESS

64 nsec/RESULT
CHIP ACCESS




400 mm deep
15.7 inches



Corr chip may be more than 144 pins???

Joe estimates approx 164 pins at present



There are 2 bits from each of 2 memory cards for each of 4 ants, and both the MAIN and AUX sets of ants = $2 \times 2 \times 4 \times 2 = 32$ signals per column, 64 signals for a pair of columns

64 divided by 6 = 11 pairs of HEX rcvr/drive
IC packages for a pair of columns

← 9U (367 mm tall)
14.4 inches →

128 total I/O signals at card edge, per column