may be done

output circuit may be xors if that is better.

chematics that drive the

design to be used.

have.

purchase request when n technology for the

te as possible, Id like to know

equence as long as every same number of

path. It would be best ndary storage registers

data paths elays on

ore than two delays would suggests such as ch

ect Innotech to provide power and ground pins

ation of such items

~ 1/ 2 4K/K/

7) Resolve a possible change of spec that would do results read-out using a shift enable instead of a shift-out-clock. Note that the max shift-out rate

Objectives of the Meeting

understanding of the chip specification. This will probably require some review of the spec and some time to answer any questions Innotech will

2) Define to both NRAO's and Innotech's satisfaction the role NRAO is to

3) Come to a mutually acceptable understanding of the requirements and

4) For NRAO to get as good an understanding of the entire design and

5) Come to a mutually acceptable understanding of how the chip pin

6) Come to a mutually acceptable understanding of how the final chip

1) Make as sure as possible that NRAO and Innotech have the same

take in monitoring and in aiding the chip development.

development process as possible.

was not specified but should be 125 MHz,

assignments will be made.

package will be selected.

details of the test vector generation and chip simulation.