NATIONAL RADIO ASTRONOMY OBSERVATORY

VLA ELECTRONICS MEMO #103 September 22, 1972 Digital Delay Dejaten encestigation A. M. Shalloway Peter Camana

INTRODUCTION

An investigation and preliminary design work, including some prototyping has been done on a digital delay system for the VLA.


Specifications are:

Bandwidth = 100 MHz
Digital Bits = 2
Sensitivity relative to a continuous correlator = 0.81
Digital delay resolution = 10 ns. digital steps
Finer resolution obtained by phase shifting
sampler aperture.
Switching Rate = 50 Hz
Dump Time Period-max. = 10 sec.
Racks = 15 to 20
Power (including power supply efficiency) = 45 KW

A block diagram of the system is shown in Figure 1.

DELAY SYSTEM

The 100 MHz bandwidth signal is levelled, sampled at a 200 MHz sampling rate and its output is alternately strobed into one of two flip flops. The data is shifted into two parallel delay systems at 100 MHz and correlators reconstruct the alternating signals. This means that a 100 MHz B.W. signal is



9/20/72 amle

FIG. 1 BLOCK DIAGRAM-DIGITAL DELAY SYSTEM VLA

fed into the sampler and that one controller drives four delay systems (one for each of two (2) bits on each of the alternate samples).

The basic operation of the delay system is to store the sampled signal in the Random Access Memories until the computer given delay is reached. The data is then transferred from the RAMS into the output parallel to serial shift register.


The data is clocked into the 16 bit input shift register at the clock frequency of 100 MHz. The 16 bits are then strobed into the input latches. The contents at the address in the RAMS is read into the output latch and the contents of the input latches are written into the RAMS, the ADDRESS is then incremented by one. The data in the output latches is strobed into the output shift register at a variable time during the 160 ns cycle of the memory to give the final resolution of 10 ns. The clock then shifts the data out of the output shift register at the 100 MHz rate. Once the address counter reaches the number given by the computer the counter is reset to zero and the cycle starts again.

Figure 2 illustrates the delay system.

CORRELATORS

For each cross correlation we must produce one center cross correlation channel plus the channel before and after the center channel. The center channel and the difference between the other two channels provides all of the necessary information. Because the 200 MHz samples are being processed as alternate groups of data, the correlator starts out with a design of two sets of three two-bit channels (a total of twelve counters) which get combined

2



9-20-72 <u>Ami</u> DIGITAL DELAY SYSTEM VLA DELAY

eventually and emerge as two numbers (channels). One number represents the center channel, the other number represents the difference between the two channels adjacent to the center channel.

For details on signal to noise sensitivities and sample levels in the following discussion, reference should be made to:

Australian Journal of Physics; Correlators with Two-Bit

Quantization by B. F. C. Cooper; 1970, 23, p. 521-7.

The design proposed is based on a two-bit correlator with the low and intermediate products deleted and n=2 (see reference above). This provides a Relative Sensitivity of 0.81 as compared to 0.88 for the best two bit combination of products and n values. An infinite bit correlator would give a sensitivity of 1.0.

For each correlator (cross correlation of two antennas, one polarization per antenna) we will provide three (3) channels; a center channel and one channel on each side of the center channel. DATA DEFINITIONS:

Receiver A data (stored data) = XYZ

where: X=A for receiver A

Y=A for amplitude bit

=S for sign bit

Z=1,2,3, etc. for channel number

Receiver B data (non-stored data)=MN

where: M=B for receiver B

N=A for amplitude bit

-S for sign bit

The only four product combinations we have to consider are when XYZ = + 1 and MN = + 1. In these two equations we arrive at a definition for "1" as follows:

Four states can exist for the sampled data:

$$+V_{o} \text{ volts} \xrightarrow{\uparrow} \text{ State 2} \\ 0 \text{ volts} \xrightarrow{\uparrow} \text{ State 1} \\ -V_{o} \text{ volts} \xrightarrow{\uparrow} \text{ State 3} \\ \xrightarrow{\uparrow} \text{ State 4} \end{aligned} \qquad 0 < \text{ State 1 < + } V_{o} \text{ volts } V_{o} \text{ volts < State 2} \\ 0 > \text{ State 3 > - } V_{o} \text{ volts } -V_{o} \text{ volts > State 4} \end{aligned}$$

If we say that in these four states we can have ± 1 and ± 2 we have; State 1=+1, State 2=+2, State 3=-1 and State 4=-2. As discussed in the above reference, we could assign other values to replace ± 2 (n in the reference) i.e., ± 3 , ± 4 , etc., but little is lost by using 2 except that the accuracy of the sampler should be more precise. However, the value of 2 simplifies the digital logic considerably. Using these relations, deleting the low and intermediate products (i.e., set them equal to zero) and converting values so that we may apply the data in a binary digital system, we set the results of a correlation (multiplication) as per the following identities:

$$+1=0, -1=0, +2=0, -2=0, +4=+1, and -4=-1$$

As an example:

Ex. 1. (+2)x(+2) = +4 but by the above identities +4=+1
. . . (+2)x(+2) = +1
Ex. 2. (+2)x(+1) = +2 but by the above identities +2=0

The above identities would be obtained if the output of the samplers was as follows for the four different sampled states:

```
State 1 = 0
State 2 = +1
State 3 = 0
State 4 = -1
```


(+2)x(+1) = 0

In the two bit system, one bit (the least significant) would indicate a 0 or a 1 (i.e., 0=0, 1=1) and the other bit (the more significant) would indicate a - or a + (i.e., 0=-, 1=+).

Therefore in a straight forward two bit cross correlator we would only count when both terms (sampled outputs from both receivers) are =1. We would count into one counter for + and another counter for -. For the center channel (channel 2), in Boolean Algebra we obtain:


> AA2·BA·($\overline{AS2} \oplus \overline{BS}$) = If true, count in the + counter. AA2·BA·($\overline{AS2} \oplus \overline{BS}$) = " " " " - "


Logically this could be done as follows:



This provides a relatively simple two bit correlator for the center channel. To obtain the other component (sin and cos) we must obtain the difference between channel 1 and channel 3. Besides the value of "0", which is not counted, there can be four different values for this difference: ± 4 and ± 8 . To simplify the logic, we can count a 4 as one count and an 8 as two counts. The following Boolean Expressions represent the result of correlating channels 1 and 3 and the taking the difference:

 $-4 \text{ or } -1 \text{ count} = \overline{AA1} \cdot AA3 \cdot BA \cdot (\overline{AS3} \oplus BS) + AA1 \cdot AA3 \cdot \overline{BA} \cdot (AS1 \oplus AS3)$ $+4 \text{ or } +1 \text{ count} = \overline{AA1} \cdot AA3 \cdot BA \cdot (AS3 \oplus BS) + AA1 \cdot AA3 \cdot \overline{BA} \cdot (\overline{AS1} \oplus \overline{AS3})$ $+8 \text{ or } +2 \text{ counts} = AA1 \cdot AA3 \cdot BA \cdot (AS3 \oplus BS) \cdot (\overline{AS1} \oplus \overline{AS3})$ $-8 \text{ or } -2 \text{ counts} = AA1 \cdot AA3 \cdot BA \cdot (\overline{AS3} \oplus \overline{BS}) \cdot (AS1 \oplus AS3)$





Although these equations simplify the logic, it is still more complex than desired. For this report we have decided not to take the difference between channels 1 and 3 prior to counting. However, if a digital delay system is built, this method of subtracting will be reviewed. Therefore, a system was devised in which channels 1 and 3 were correlated and integrated separately until a low speed point in the counters was reached. They are then combined (subtracted). The combination actually involves combining 1 and 3 of both groups of 100 MHz samples and separately combining channel 2 for both groups of 100 MHz samples. The result is that after a certain point in the correlator counters, there are only two reversible counters per 100 MHz bandwidth for each cross correlation. Thus there are (351)X(4)X(2) =2808 output points (numbers) for the cross correlation functions of the 351 antenna combinations and 4 polarization combinations per two antennas.

Figures 3 and 4 illustrate the correlators.

PRICING

Table 1 tabulates prices for the digital delay line. Table 2 tabulates prices for the associated correlators. Table 3 is a condensed combination of pricing for the entire system.

For pricing purposes interfaces are considered between the samplers and the delay system, between the memory output and the computer interface, and between the delay control system and the computer output interface. Therefore, the pricing does not include the samplers or computer interfaces. Pricing assumes all samplers are located in the same racks as the delay system but that the computer interfaces are located in the computer racks. Pricing assumes no RFI requirements. Pricing includes control, display for test purposes and generation of test signals. Pricing is based on use of off the shelf integrated circuits. If the project progresses

7

farther, a study will be made of the possibilities of using hybrid and custom integrated circuit designs to improve reliability and reduce costs.

It is felt that the total costs given are very conservative. A decrease from these costs is a very good possibility.

			TABL	E 1			
-	. D	IGITAL	DELAY	SYSTEM	Y VLA	?,	121/72 ame
	1	2	DELAY S	ECTION	3	6	1
	IC TYPE	QUANTITY	COST	TOTAL	POWER	POWER	
			EACH	COST	EACH	TOTAL	1
					md.	A W	
1	95400	1728	<u> 1120</u> 470	19353 e 9137 e 103680 e 103680 e	76	131 681	1
2	9534	3455	302	9/3/00	80	156 811	2
	9504	1134	155	175800	80 62	276 1435 70 364	3
5	95H28	1 134 54	450	1758 00	64	3 16	5
6	9528	324 182	3,00	972.00	64	21 109	6
7	95455	/82	495	80200	85	15 78	7
8	9502 TATAL >	108	107	184.00	. 35	A 21	8
SUB9 -	TOTAL → 572-SPARES	3930		13612900 1361300		676 3515	9
	5%-CONTINGENO						11
ASE 15		9823		149742.00		744 3866	12
- 13	E O C C C					AMPS WATTS	13
	RACKS HAROWARE			500000			14
15	POWER SUPPLIES			2000.00			15
17							16
18	PACKAGING IC's TOTAL			10000 22			18
SUB-19	TOTAL			166742.99			19
20	LABOR, PROFIT			1000000			20
21	LABOR, PROFIT ETC TOTAL-			166742.00			21
22	I CIPTE			333484			22
24							24
25							25
25							26
27							27
28							28
30							30
31							31
32							32
33							33
34							34
36							35
37							37
38							38
39			•				39
40							40

٩	171	-	2
1	DL	E	6

DIGITAL DELAY SYSTEM VLA

9/21/72

			TABLE	2				
	Die	TAL DEL CORI	AY SYS	TEM	LA	9/21/72 anie		
	3	CORT	3 TELHIOK	(4)	5	<u>(6)</u>	()	
				[ſ****	1	~	1
	IC I YPE	QUANTITY	Easi	TOTAL	POWER	POWER		
			EACH	COST	EACH	TOTAL		
-	actual de-		111140	0000000	md. myr.	AW	TITTT	
	954282FF	2907	450	37908 00 56/6 00	64	539 2804		1
2	10107 ³ D 957729FF	16848	300	56/6.00 52544.00 50544.00	20	56 292		2
4	957129FF 95287FF	16348	300	5054.02	46 64	775 4030		3
5	10/25 TRA	4212	300	1202000	e 65	1078 5607 274 1424		4
	74197FF	16212	121	/2636.02 20386.02 3622.00	- 65	809 4044		5
7	1 1111-1-2	8424	21 43 245	20000	20	168 842		7
8	741532-4	702	245	1720 00	36	25 / 25		8
9	7A152 8551	1755	250	1720.02 4387.00	. 26	46 228		9
⁶⁰ 10	74195 SRA	/6818 8424 702 1755 102	250 104	72000	36 · 26 39	46 228		10
11 FF 45.7	14/0774 74/53 must 74/52 must 74/95 2 must 75 2 must	1404	100	1404.92	35	49 246		11
120 BUI	749/14582 744/004-20 744/004-20 74193 Court 74193 Court 93410256 93410256	1407 1404	100	1656.00 1656.00 484.00 22464.00	35	49 246		12
102 13	74400 4-2m	2/06	· 24 4 00	48400	18	38 190		13
14	74193 COUNT	56/6	420	2246400	65	365 1825		14
1 15	93410256	10/2	2000	2024000	65 95	96 481		15
16	7483 = 95404^a-2m NOR	176	/36 /75	239 00	78	14 69		16
17	95HO4NOR	3000		5250 <u>00</u> 2000 <u>00</u>	62			17
18	CONTROL	1000	2,00	2000 00	40	40 200		18
SUBI	TOTAL	93289 2 9329		24183000		463423720		19
20	575-SPARES	E 9329		2418300		463 2372		20
21	5% CONTINGENCY							21
	TOTAL->	102618		2660/399		509726092 AMPS WATTS		22
23	RACKS & HARDWARE			100000		AMPS WATTS		23
24	HARDWARE			5000000				24
	POWER SURPLIES			15000.00				25
27	DUNPLIES			10000-				25 27
28	PACKAGING IC'S			100000,22				21
SUB 23	TOTAL ->			431000.00				29
30								30
31	LABOR, PROFIT ETC,			431000.00 \$862000 00				31
32	TOTAL	>		\$ 86200000				32
33								33
34								34
35								35
								38
								37
38								38
39						·		39
40								40
		╾┼┼┼┼┼┼┼╌╢╴	╾┟┼┼┼┼┼╴╢╴	╾┼┽┼┼┼┼┼╸┩				
u						111111 0 1		

		TABL	LE 3				
	DiGit,	41 DELAY	SYSTEM	1 VLA		121/72 ame	
	1 3	TOTAL S	YSTEM	3	6	1	
-						1	1
	QUANTIT	×	COST	PO	NER		
-	OF IC'S			AMES	1.00-000	-	
1	MELLY GRAZ		11011200	AMPS	WATTS 3866		
2	DELAY 9823 CORRELATOR 102618		14974200 26601300	744 5097	26092		2
	CONTRACTOR TOZOTO				6074		3
4	TO TALS-> /12441		40575500	5741	29958		4
5							5
5	RACK & HARDWARE		5500000				6
7							7
8	FOWER SUPPLIES		17000,00				8
9	PACKAGAN						9
· ·	PACKAGING TC'S		110000 22				10
BUFF 41	SUB .						11
	SUB TOTAL ->		587755.00				12
13	LA BOR, PROFIT ETC.		Contration 00				13
14	ETC.		581755-00				14
15	TOTAL		1,175,570 20				15
17							10
18							18
19							19
20							20
21							21
22							22
23							23
24							24
25	╎──╎╎╎┥╎┥╸╢╸╿╎╎╷						25
26	┝╍┼┾┼┽┼┼╸╢╸╎┼╎╎┼┼┼						26
28							27
28							28
30	┝╼┊┊┊┊┊┊╎╴╢╼╴╢╶╴┥┆┾╶╢┼						29
31							31
32							32
33							33
34							34
35							35
36							36
37							37
38		╢─┼┼┼┼┼					38
39		╶╢╼╶┨┼┼┠╎┼┠╴╸╢					39
40	━┼┼┼┼┼┼	╢╼╁┼┼┼┼╴╢					40
	═╁┼┼┼┼┼╴╟╴┼┼┼┼┼┼	┨╼┠┼┼┠┼┼┠╼╸╟		═╂┼┼┨┼┼┨╼╾╢═			