VLBA CORRELATOR MEMO VC<u>028</u>

Interoffice Memorandum

CALIFORNIA INSTITUTE OF TECHNOLOGY

To: VLBA Correlator Memo Series Date: 5 September 1984 From: Martin S. Ewing Extension: 4970 Mail Code: 105-24 Subject: Microprocessor accumulators

We recognize the problem of how to provide medium- to longterm integration following the correlator's multipliers and short-term integrators and/or prescalers. High-density RAMs are very cheap per bit but are poorly matched in terms of size and access time to our application.

At least two high-speed single chip microprocessors are available that provide a possible compromise. These are the NEC uPD7720 and the TI TMS320 chips. (A higher performance chip, the Fujitsu MB8764, is also becoming available at higher cost.) A brief comparison is given in the following table:

NEC uPD7720	TI TMS320
250	200
128 x 16	144 x 16
510 x 23	1536 x 16
510 x 13	
PROM version yes	
	memory)
16	32
16 x 16	16 x 16
8	16
1 in, 1 out	
28 pin DIP	40 pin DfP
900 typ.	900 max.
\$210 (100) - 77P20	\$83 (100)
\$44 (1000) — 7720	
\$3500 (7720)	?
	NEC uPD7720 250 128 x 16 510 x 23 510 x 13 yes 16 16 16 x 16 8 1 in, 1 out 28 pin DIP 900 typ. 5210 (100) - 77P20 \$44 (1000) - 7720 \$3500 (7720)

These chips offer the following features for the correlator application:

A. They offer 128 (or more) 16-bit accumulators, or 64 32bit accumulators. Inputs (and outputs) can be multiplexed onto 8 or 16 bit buses, and there is a serial input (e.g., for prescaler carry inputs) on the NEC part.

B. Programmability offers application flexibility and reduces the number of support chips required.

C. On-chip arithmetic power may be used to implement various signal processing functions, such as up to 64-point FFT or other filtering.

D. Density is 25 times greater than the best "dumb" accumulater chip (9513), but at a lower input clock rate.

BACK OF THE ENVELOPE DESIGN WITH THE 7720

Many design approaches are possible with the single-ohip microprocessors. For the sake of concreteness, I will work out one. This is not meant to be at all optimal; it just shows some possibilities.

Correlator/pre-scaler assumptions:

16 MHz sample rate, 4 levels Np bits of prescaler prescaler carries are latched and shifted out bit-serially every T1 msec

Microprocessor parameters:

Takes input from No counters Accumulates 32-bit sums Maximum dump rate Fd Hs. Overflow period Po.

Schematically, we have

	+	********				
	I	۸	ł			
+	+	۱.	1			
++ CRY 1:	CRY ISH. I	ŧ	v			
Np Prescaler bits	1	1	+ +			
++ []	REGI	1	1 1			
+	+	1	INEC I			
++ CRY 1.	SH.I	1	1 1			
Np Frescaler bits	1	\$	1 7720 or i			
++ []	REGI	1	1 1			
+	+	•	1 77F20			
	0	No Counters	1 I			
	0		1 1			
+	+	1	++			
++ CRY 1.	SH.I	ł	1			
Np Prescaler bits !!	I	1	8 bits -> 1			
++]	REGI	1	v			
+	+	1				
		1	Fringe Proc			

Microprocessor accumulators

Page 3

The number of counters No may not exceed 64, but the actual number depends on Np, the length of the prescaler, and the speed of the 7720. The operations to be performed by the 7720 include

- 1. Shift in carries (in groups of 8 or 16) into SI register. 2. Load DP register (RAM pointer).
- 3. If data bit = 0, jump to 6.
- 4. Increment RAM(DP), increment DP.
- 5. Add carry to RAM(DP), increment DP.
- 6. shift'accumulator
- 7. repeat steps 3-6 for 8 or 16 bit groups
- 8. repeat steps 1-7 for all groups

Without a detailed programming analysis, I estimate that each of steps 2-6 is one program cycle, 250 ns. Thus a 16channel group would take about 80 cycles, 20 us, in the worst case. Step 1 can probably be overlapped with other processing. Allowing for time to read out data and other overheads, perhaps 3 us per counter channel is a conservative time estimate.

If we want to process 64 counters, the overall scanning time would be TI = 192 us, which requires corresponding accumulation, 3072 counts or Np = 12 bits. This is rather a long "prescaler"; we can reduce the time by reducing the number of counters scanned. (There are other benefits to this approach, since multiple time bins and double buffered I/O become possible.) The possibilities are as follow

Na			Np				
No.	counters	per R	equired	COL	r e	1 a i	
	7720		"preso	aler	۳,	bi	ts
	64		12				
	32		11				
	16		10				

A factor of 2 increase in performance may be possible by avoiding the serial input and using the parallel I/O bus strictly synchronized to the counter shift out. There are problems of handling input and output through the same port. (Correlation may have to be blanked occasionally.) On the other hand, it is possible to read out as many as the 8 high order bits of the counters in parallel. (The required prescaler bits are then reduced to 2 - 4 in the table above.) These are some of the many design options that would have to be considered.

In conclusion, the NEC 7720, TI TMS320, or like processors offer a possible solution to the correlator intermediate and long-term accumulation problem. They may be somewhat slower than we would desire, but they are very adaptable and relatively easy to use.