Date:	Mon, 02 Aug 1999 14:45:54 -0400
From:	Joe Greenberg <jgreenbe@nrao.edu></jgreenbe@nrao.edu>
To:	"Louis J. Morales" < loum@innotechsystems.com>, rescoffi@NRAO.EDU,
	cbroadwe@NRAO.EDU, jwebber@NRAO.EDU
CC:	Joe Greenberg <jgreenbe@nrao.edu></jgreenbe@nrao.edu>
Subject:	Wednesday Conference Call

Louis called me today. I have set up a conference call for 9AM Wed, in the main conference room, to discuss ASIC design issues. We will call him at 617 695 2700.

Louis also said that the Prototype development/mask/product cost was about 100K of the 213K quote. That was for 10 prototypes in .35 micron technology.

probotype lot ~ 800 good parts

+ SOK to LOOK for . 25 pm

"Louis J. Morales" wrote:

>

> Joe,

>

• Regarding the power numbers I gave you. I agree that 0.25um may be a better choice for 2001. At this point, 0.2um or 0.18um processes will be hard to get scheduled and are much more expensive for masks and wafers. This issue can be revisited when you get close to producing the prototype lot.

>

- Here are answers to your questions:
- >
- >Does the cost quoted include the prototype masks and production?
- Yes.
- Prototype and production masks should be the same, assuming we all do our
- parts correctly. If there are changes to the design after the prototype lot, another mask and prototype lot charge will be incurred.

>

- >When would the additional \$95/hr charge kick in?
- If the design specs don't change after Design Start, additional engineering won't
- be needed. You may want additional engineering work before design start to nail down power issues in various processes, for example.

>

- >We would like to schedule a conference call to discuss issues.
- I'll be in the office through Thursday of this week except for Tuesday morning.
- I'll give you a call this afternoon.

>

>>

>

- At 10:10 AM 7/30/99 -0400, Joe Greenberg wrote:
- >Some immediate observations are:

>>

• >The 10 Watts for .35 micron is definitely unacceptable.

>>

```
• >The 5 Watts for .25 micron is higher than we would like. We are
```

- >shooting for 2 watts, due to the additional cooling constraints of
- >placing the chip at high altitude.
- >>

- >We would also like to investigate .18 micron, since we don't need
- >prototypes until 7/2001.
- >>

• >In response to your questions:

>>

- >Ambient temperature range is sufficient. We would be using cooled
- >forced air.
- >We would like a full boards worth (64) for prototype evaluation. If
- >that is excessively expensive, we could take a smaller number first. We
- >would want production quantities in mid 2002.
- >>
- >The 8192 lag option would have identical pinout to the 4096 lag option.
- >The only change is the 64 lag sub blocks changing to 128 lags.

>>

• >We have the questions:

>>

• >Does the cost quoted include the prototype masks and production?

>>

• >When would the additional \$95/hr charge kick in?

>>

• >We would like to schedule a conference call to discuss issues.

```
>>
```

>>Thanks,

>>> Joe.

• >Joe

>>

>>>

• >"Louis J. Morales" wrote:

>>>

- >> We've reviewed your specs and schematics in detail and completed a
- >> budgetary quote for your review. Please look this over and let me know if
- >> you'd like to take this further.

```
>>>
>>>
```

>>> -----

- >> Louis J. Morales
- >> Innotech Systems, Inc.
- >> <u>loum@innotechsystems.com</u>
- >> (617)695-2700
- >> (617)423-0466 Fax

>>

>>

	ALMA U.S. Task and Resource planning					
WBS (f)	Task	Start	Finish	Duration	Work	
<u>8</u>	Correlator	1998-06-01	2007-03-30	<u>461w</u>	<u>484.59w</u>	
	Notes The MMA correlator will accept multiple baseband analog signals from th basis.	ne IF system, digitize the	em, and calculate the cr	oss-correlation fur	ctions on a pairwise	
<u>8.1</u>	Specifications	<u>1998-06-01</u>	<u>1998-11-13</u>	<u>24w</u>	<u>18w</u>	
	ID Resource Name Units Work Delay Start	Finish				
	15 Engineer Correlator /5% 18W 0W 1998-06-01	1998-11-13				
	The specifications are detailed in MMA Memo 166. They include a total chunk, 2-bit 4-level quantization, 1024 spectral channels over a single 2 specifications will be further examined and revised as required during the	of 16 GHz of signal fron GHz bandwidth, and ful e design process.	n each antenna, a maxii I polarization capability i	num bandwidth of n various modes.	2 GHz per spectrum These preliminary	
8.1.1	Capabilities	1998-06-01	1998-08-21	12w	0w	
	Notes The capabilities are outlined in MMA Memo 194. They include various c items will be further examined and revised as required during the design	ombinations of total ban process.	ndwidth, polarization cap	ability, and spectra	al resolution. These	
8.1.2	Configurations	1998-08-24	1998-11-13	12w	0w	
	Notes	ude various combination	as of total bandwidth, pr	larization canabilit	w and sportral	
	resolution. These items will be further examined and revised as required	I during the design proc	ess.		y, and spectral	
<u>8.2</u>	Test Correlator	<u>1998-07-20</u>	2000-03-31	<u>89w</u>	<u>45w</u>	
	ID Resource Name Units Work Delay Start	Finish				
	12 Correlator Programmer 15% 13w 0w 1998-07 15 Engineer Correlator 9% 8w 0w 1998-07-2	20 2000-03-31 20 2000-03-31				
	16 Technician Correlator 27% 24w 0w 1998-07-2	20 2000-03-31				
	Notes The first MMA prototype antennas will be delivered to the test site before	the prototype MMA cor	rrelator is ready. In orde	er to evaluate ante	nna performance a test	
	correlator capable of producing both auto- and cross-correlations is required which has already been completed (similar systems have been built for latesting circuit boards, an equipment rack, and the firmware needed for N	ired. Such a correlator MPIfR, UMass, and the IMA test modes, followe	will be built and tested ( NRAO 12-m antenna). ad by delivery to the test	using the designs of The work will cons site for integration	of the GBT spectrometer ist of fabricating and	
8.2.1	Specifications	1998-07-20	1998-08-14	4w	0w	
	Notes The test correlator will be capable of producing either auto-correlation so	ectra (one antenna) or	cross-correlation spectra	a (two antennas).	Its working modes will	
	be adaptations of the modes of the GBT design. These specifications w	ill be determined and do	ocumented.	- (	ine the state of t	
8.2.2	Adapt GBT design	1998-08-17	1998-09-11	4w	0w	
	Notes The limitations of the GBT spectrometer design for cross-correlation imp correlation and cross-correlation spectra are to be calculated simultaneous	ose certain restrictions usly. These details will	on operating modes, inc be determined and doc	cluding a slight los: umented.	s of SNR if both auto-	
8.2.3	Order parts	1998-09-14	1998-11-06	8w	0w	
	Notes	arts for the circuit board	de rack cagos intercor	maste ata will ba	determined and the	
	parts procured or fabricated.		us, rack, cages, intercor	meets, etc. wiii be	determined and the	
8.2.4	Assemble	1999-04-01	1999-08-18	20w	0w	
	Notes The various parts and subassemblies will be fabricated in-house and by	outside contractors				
825	Test	1999-08-19	2000-01-05	20.w/	0	
0.2.0	Notes		2000-01-00	2011		
	The correlator boards will be tested individually in specialized test fixture written. The system will be tested in the laboratory prior to delivery to th	<ol> <li>Firmware defining th e test site.</li> </ol>	e operating modes and	software to operat	e the system will be	
8.2.6	Deliver Test Correlator to VI A site	2000-03-31	2000-03-31			
8.3	Preliminary Design	1998-09-15	1999-09-01	50 Aw	40.54w	
<u></u>	ID Resource Name Units Work Delay Start	Finish	1000 00 01	00.111	<u>-10.0411</u>	
	15 Engineer Correlator 57% 28.49w 0w 1998-09-	15 1999-09-01				
	10 Lecnnician Correlator 24% 12.05w 0w 1998-09-	15 1999-09-01				
	The MMA correlator will consist of equipment racks, power supplies, inte	erconnecting cables, sar	nplers, a control compu	ter, and a number	of different printed circuit	
	cards performing the various functions of sample sorting, cross-correlati performed under this item will consist of computer designs and simulatic including test fixtures and prototype cards will be fabricated and tested. occur in 2001, when the first correlator chips become available.	on, accumulation, post- ns of the various eleme Some firmware will be v	processing, and control. Ints of the correlator. Dowritten and tested. Fabr	During 1998-99, uring 2000, some ication of prototyp	all design work parts of the system e correlator cards will	
Summary Milestone	Tasks Page Tasks	54 of 79		File: Printed	ProjPlan19990802.mpp : 11:44 AM 1999-08-02	

.

	ALMA U.S. Task a	and Resource	e planning		Filter: All Tasks
WBS (f)	Task	Start	Finish	Duration	Work
8.3.1	Evaluate overall architecture Notes The present conceptual design assigns a particular set of time slices boards receive similar data from interleaved time slices or other IF b delay element. After cross-correlation, the results from many correla next stage of processing, which may be a general purpose computer by control boards which work under a controlling computer. The imp will be made when necessary.	<b>1998-09-15</b> of the data from all ante ands. The assignment o ator boards are combined or a dedicated array of lications of this architect	1999-03-01 nnas for a particular IF I f data is performed by a l in a long term accumul digital signal processing ure will be further exami	24w band to a single corr memory board whit lator board. The dat chips. The timing c ned and changes to	<b>Ow</b> relator board. Other ch may also serve as a a are then passed to the of the whole process is set the conceptual design
8.3.2	Define board functionality <u>Notes</u> The present conceptual design assigns different tasks to specific more realizable design.	<b>1999-03-02</b> odules. These assignmen	1999-03-29	<b>4w</b> detail and changed a	<b>Ow</b> as required to reach a
8.3.3	Straw man system layout Notes The layout of the correlator includes the questions of which modules powered. This in turn defines how the racks must be arranged. The	<b>1999-03-30</b> are mounted where, how se questions will be exar	1999-05-31 v they are interconnecte nined in sufficient detail	<b>9w</b> d for data and contr to yield a realizable	<b>0w</b> ol flow, and how they are design.
8.3.4	Evaluate thermal and power characteristics Notes Once the board functionality and preliminary layout are done, it will b power requirements. An analysis will be performed to verify that the atmospheric pressure environment of the high site.	<b>1999-06-01</b> be possible to determine to preliminary design is pos	1999-08-02 the power consumption, ssible to build without sig	9₩ the location of heat gnificant heat dissip	<b>0w</b> generation, and the ation problems in the low
8.3.5	PDR: Correlator	1999-09-01	1999-09-01	0d	0w
<u>8.4</u>	Sampler           ID         Resource Name         Units         Work         Delay         Star           15         Engineer Correlator         11%         13.27w         0w         1999-0           Notes         The sampler is a high performance analog-to-digital converter. Ther will be required for each antenna.         Units         Work         Delay         Star	1999-04-12           t         Finish           4-12         2001-07-06           re will be 8 IF signals from	2001-07-06	<u>117w</u> f 2 GHz maximum b	13.27w andwidth, so 8 samplers
8.4.1	Specifications Notes The preliminary specifications for the sampler include operation with clock rate of 125 GHz. Details of such specifications as input signal be determined and documented. The specifications for the sampler	<b>1999-04-12</b> a 4 GHz clock rate and a level, hysteresis, sampli chip will also be determin	<b>1999-09-24</b> an output data stream d ng level stability, sampli ned.	24w emultiplexed into 32 ng epoch jitter, and	<b>0w</b> channels of data at a thermally induced drift will
8.4.2	Circuit design Notes A digital circuit which operates at 4 GHz clock rate requires special of be designed and evaluated in detail prior to fabrication	<b>1999-09-27</b> design considerations. T	1999-12-24 he circuit, modeled on e	<b>13w</b> existing designs which	<b>0w</b> Sh work up to ∼2 GHz, will
8.4.3	Chip design Notes It is likely that a custom chip will be required to meet the sampler sp performed by outside contractors working closely with the correlator	1999-12-27 ecifications and that it wil design engineers.	2000-06-23	26w um arsenide techno	<b>Ow</b> logy. The design will be
8.4.4	PC board layout Notes The PC board which holds the samplers, demultiplexers, and support	<b>1999-12-27</b> rting circuitry will be desig	2000-03-24 gned and laid out.	13w	0w
8.4.5	Mechanical design <u>Notes</u> The circuit boards will likely be mounted in RF-tight boxes, which in the details of the sampler module, which will probably handle two independents of the sampler module.	2000-03-27 turn will be mounted in V endent data streams simu	2000-04-21 LA-like modules of a de ultaneously, will be dete	4w sign to be defined b rmined.	<b>0w</b> y the systems group. The
8.4.6	Chip fabrication Notes The sampler chip will be fabricated by an outside contractor.	2000-06-26	2000-09-22	13w	0w
8.4.7	PC board fabrication Notes The PC boards will be fabricated and populated with sampler and su	2000-04-24	2000-07-21	13w	0w
<u>8.4.8</u>	<u>Test fixture</u> <u>Notes</u> The sampler will require a test fixture which supplies an analog signa	2000-06-26 al and permits examination	2000-09-01 on of the output results.	10w This fixture will be	<u>0w</u> designed and fabricated.
8.4.8.1	Design	2000-06-26	2000-07-28	5w	0.w
8.4.8.2	Assemble	2000-07-31	2000-09-01	5w	0w
Summary Milestone	Tasks Pa Tasks	age 55 of 79		File Printe	: ProjPlan19990802.mpp d: 11:44 AM 1999-08-02

	ALMA U.S. Task and Resource planning					
WBS (f)	Task	Start	Finish	Duration	Work	
8.4.9	Prototype assembly	2000-09-25	2000-10-20	4w	0w	
	Notes Prototype sampler modules (PC boards, boxes, modules) will be assem	bled.				
8.4.10	Prototype test	2000-10-23	2000-12-15	8w	0w	
	The prototype modules will be tested with the test fixture. More detailed	testing will involve us	se of the correlator itself a	as part of the test a	pparatus.	
8.4.11	Design modifications	2000-12-18	2001-02-09	8w	0w	
	It is likely that, as a result of the design, fabrication, and test effort for th in a design revision as required.	e sampler, some desi	gn modifications will be for	ound necessary. T	hese will be implemented	
8.4.12	Fabricate, assemble and test with design mods	2001-02-12	2001-07-06	21w	0w	
	Notes After one round of testing and redesign, the revised version of the samp	ler will be built and th	e final design verified.			
8.5	Finite Impulse Response Filter	1998-07-03	2000-12-01	126.2w	7w	
<u>*.*</u>	ID         Resource Name         Units         Work         Delay         Start           15         Engineer Correlator         6%         7w         0w         1998-07-03           Notes	Finish 2000-12-01				
	A digital FIR filter has been chosen for baseband filtering instead of a tra provide any filter bandwidth required. This will reduce cost and greatly i an analog system. In turn, this will decrease closure errors and improve	aditional analog filter a mprove stability of the the dynamic range a	approach. This filter will a system by avoiding syst nd fidelity of images.	always work at a 4 ematic errors whic	GHz sample rate and h are always present in	
8.5.1	Target specifications	1998-07-03	1998-11-19	20w	0w	
	Notes	will be determined or	d documented			
	The detailed specifications for the performance required of the First little	will be determined an				
8.5.2	Computer simulation	1998-07-03	1998-12-31	26w	0w	
	Notes The performance of the FIR filter will be simulated in detail and the resu and the accuracy of the arithmetic operations needed to give good perfo	lts evaluated. Numer ormance.	ical simulation will permit	evaluation of the r	number of taps required	
8.5.3	Implementation decision	1998-12-04	1999-02-18	10.8w	0w	
	Notes					
	The results of the computer simulations will be compared with an analyse the two will then be made. The decision to use the digital filter has been	sis of the cost and per made.	formance of an entirely a	nalog filter system.	The decision between	
8.5.3.1	Evaluate cost/performance of FIR filter	1998-12-04	1998-12-17	2w	0w	
8.5.3.2	Evaluate cost/performance of analog filters	1998-12-18	1998-12-31	2w	0w	
8.5.3.3	Decision: FIR Filter or Analog BBC	1999-02-18	1999-02-18	0d	0w	
0.5.515	Notes Division Heads Face-to-Face Meeting 1999-Feb-18	1777-02-10	1777-02-10	va	011	
	Attendees AOC: Brooks, Brundage, Glendenning, Stauffer CV: Brown, Simon, Sramek, Webber, White, Wootten					
	Digital Filter Decision					
	Webber and Emerson sent out the memo on their recommendation to u recommendation. The digital filter is now the MMA project baseline	se the digital filtering	system. The DHs, sitting	as a control board	l, agreed with their	
954	Circuit docion	1000 02 40	1000 04 40	0		
0.3.4	Vircuit design Notes	1999-02-16	1999-04-12	ow	UW	
	The circuit required to support an FIR chip will be designed.					
8.5.5	Chip design	1999-04-13	1999-07-12	13w	0w	
	Notes		1000 01 - 12			
	It may be possible to implement the FIR filter in an FPGA of modern de	sign which has suffici	ent logic elements. This	will be determined,	and if it appears	
	outside contractor as for the correlator chip. 1999-Mar-22: It has been of	approach appears un determined that the Fl	easible, then a custom cl	hip design will be u ted in an FPGA at f	ndertaken, using an the required processing	
	rate and at reasonable cost. This saves the expense of a custom chip of designing a custom chip.	design and allows for	much greater flexibility. T	he FPGA chip proo	gramming substitutes for	
					-	
8.5.6	PC board layout	1999-04-13	1999-05-10	4w	ÛW	
	A simple PC board to hold the FIR chips and supporting elements will b	e designed.				
857	Mechanical design	1990-05-19	1999-06-04	2141	0	
0.0.7	Notes	1333-03-13	1999-00-01	∠ vv	UW	
	It will be decided how the FIR filter fits into the system (it must come aft be designed.	er the sampler, which	will always run at 4 GHz	). The module to h	old one or more filters will	
Summarv	Tasks Pane	56 of 79		File	ProiPlan19990802 mpp	
Milestone 1	Summary Tasks     Page 56 of 79     File: ProjPlan19990802.mpp       Milestone Tasks     Printed: 11:44 AM 1999-08-02					

•

•

	ALMA U.S. Task and Resource planning					
WBS (f)	Task	Start	Finish	Duration	Work	
8.5.8	CDR: Finite Impulse Response Filter	2000-02-28	2000-02-28	0d	0w	
8.5.10	PC board fabrication	1999-07-12	1999-10-01	12w	0w	
	•Notes The PC board will be fabricated.					
<u>8.5.11</u>	Test fixture	<u>1999-06-02</u>	<u>1999-10-01</u>	<u>17.6w</u>	<u>0w</u>	
	The FIR filter will require a test fixture which supplies digital test signals a of a sampler module. This fixture will be designed and fabricated.	and permits examina	tion of the output results.	It may be made c	ompatible with the output	
8.5.11.1	Design	1999-06-02	1999-06-29	4w	0w	
8.5.11.2	Assemble	1999-09-06	1999-10-01	4w	0w	
8.5.12	Prototype assembly	1999-11-04	1999-12-01	4w	0w	
	Notes A complete FIR chassis will be assembled and at least partially populate	d with FIR boards.				
8.5.13	Prototype test	1999-12-22	2000-02-01	6w	0w	
	Notes	_				
0.5.4.4	The complete FIR chassis will be tested with simulated and sampled dat	a.	0000 05 04	0	0	
8.5.14	Design modifications	2000-03-07	2000-05-01	8w	UW	
	It is possible that, as a result of the design, fabrication, and test effort for implemented in a design revision as required.	the FIR filter, some	design modifications will	be found necessar	y. These will be	
8.5.15	Fabricate, assemble and test with design mods	2000-05-02	2000-08-21	16w	0w	
	Notes After one round of testing and redesign, the revised version of the FIR fill	ter will be built and th	e final design verified.			
8.5.16	Deliver FIR Filter for Test Interferometer	2000-12-01	2000-12-01	0d	0w	
<u>8.6</u>	Custom Boards	<u>1999-09-02</u>	<u>2002-01-11</u>	<u>123.4w</u>	<u>198.29w</u>	
	Notes The correlator will require several custom PC boards similar to those in the correlator will require several custom PC boards similar to those in the correlator will be added as the co	he GBT spectromete	r.			
8.6.1	Memory Board	1999-09-02	2000-08-02	48w	50w	
	IDResource NameUnitsWorkDelayStart15Engineer Correlator90%43w0w1999-09-0216Technician Correlator15%7w0w1999-09-02	Finish 2000-08-02 2000-08-02				
	Notes					
	The memory board which accepts the demultiplexed output of the sample involve design, analysis, and possibly simulation to a degree. The delay and test fixtures will be built and tested.	er will be designed to necessary for interfe	o store and re-order samp prometer operation may b	les for time-slice c e incorporated into	ross-correlation. This will this board. Prototypes	
8.6.1.1	Circuit design	1999-09-02	1999-11-24	12w	0w	
8.6.1.2	Circuit simulation	1999-11-25	1999-12-22	4w	0w	
8.6.1.3	PC board layout	1999-12-23	2000-01-05	2w	0w	
8.6.1.4	PC board fabrication	2000-01-06	2000-01-19	2w	0w	
8.6.1.5	Test fixture	2000-01-06	2000-02-16	<u>6w</u>	<u>0w</u>	
8.6.1.5.1	Design	2000-01-06	2000-01-19	2w	0w	
8.6.1.5.2	Assemble	2000-01-20	2000-02-16	4w	0w	
8.6.1.6	Prototype assembly	2000-01-20	2000-02-16	4w	0w	
8.6.1.7	Write microcode	1999-12-23	2000-02-16	8w	0w	
8.6.1.8	Prototype test	2000-02-17	2000-04-12	8w	0w	
8.6.1.9	Design modifications	2000-04-13	2000-05-10	4w	0w	
8.6.1.10	Fabricate, assemble & test with design mods	2000-05-11	2000-08-02	12w	0w	
<u>8.6.2</u>	Correlator Board	<u>1999-09-02</u>	<u>2002-01-11</u>	<u>123.4w</u>	<u>48.29w</u>	
	ID Resource Name Units Work Delay Start	Finish				
	16 Technician Correlator 5% 6.76w 0w 1999-09-	02 2002-01-11				
	Notes	n will be decised -	polyzod and possibly its		Drototures and test	
		n win be designed, a	naryzeu, anu possibly sim	iulateu to a degree	<ul> <li>Froiotypes and test</li> </ul>	
Summary Milestone	Summary Tasks     Page 57 of 79     File: ProjPlan19990802.mpp       Milestone Tasks     Printed: 11:44 AM 1999-08-02					

•

	ALMA U.S. Task and Resource planning				Filter: All Tasks
WBS (f)	Task	Start	Finish	Duration	Work
"Correlato	or Board" continued				
	Notes fixtures will be built and tested.				
8.6.2.1	Circuit design	1999-09-02	1999-11-24	12w	0w
8.6.2.2	Circuit simulation	1999-11-25	1999-12-22	4w	0w
8.6.2.3	PC board layout	1999-12-23	2000-01-05	2w	0w
8.6.2.4	PC board fabrication	2000-01-06	2000-01-19	2w	0w
<u>8.6.2.5</u>	Test fixture	2000-01-06	2000-02-16	<u>6w</u>	<u>0w</u>
8.6.2.5.1	Design	2000-01-06	2000-01-19	2w	0w
8.6.2.5.2	Assemble	2000-01-20	2000-02-16	4w	0w
8.6.2.6	Prototype assembly	2001-07-02	2001-07-27	4w	0w
8.6.2.7	Write microcode	1999-12-23	2000-02-16	8w	0w
8.6.2.8	Prototype test	2001-07-30	2001-09-21	8w	0w
8.6.2.9	Design modifications	2001-09-24	2001-10-19	4w	0w
8.6.2.10	Fabricate, assemble and test with design mods	2001-10-22	2002-01-11	12w	0w
<u>8.6.3</u>	Long-Term Accumulator Board	1999-09-02	2000-08-02	<u>48w</u>	<u>50w</u>
	ID Resource Name Units Work Delay Start	Finish			
	15         Engineer Correlator         90%         43w         0w         1999-09-02           16         Technician Correlator         15%         7w         0w         1999-09-02	2000-08-02 2000-08-02			
	Notes				
	The accumulator board which accepts the results of 32 correlator cards ( simulated to a degree. Prototypes and test fixture will be built and tested	each responsible for	a single time-slice) will b	e designed, analyz	ed, and possibly
8.6.3.1	Circuit design	1999-09-02	1999-11-24	12w	0w
8.6.3.2	Circuit simulation	1999-11-25	1999-12-22	4w	0w
8.6.3.3	PC board layout	1999-12-23	2000-01-05	2w	0w
8.6.3.4	PC board fabrication	2000-01-06	2000-01-19	2w	0w
8.6.3.5	Test fixture	2000-01-06	2000-02-16	6w	0w
8.6.3.5.1	Design	2000-01-06	2000-01-19	 2w	 0w
8.6.3.5.2	Assemble	2000-01-20	2000-02-16	4w	0w
8.6.3.6	Prototype assembly	2000-01-20	2000-02-16	4w	0w
8.6.3.7	Write microcode	1999-12-23	2000-02-16	8w	0w
8.6.3.8	Prototype test	2000-02-17	2000-04-12	8w	0w
8.6.3.9	Design modifications	2000-04-13	2000-05-10	4w	0w
8.6.3.15	Fabricate, assemble & test with design mods	2000-05-11	2000-08-02	12w	0w
<u>8.6.4</u>	System Control Boards	1999-09-02	2000-08-02	<u>48w</u>	<u>50w</u>
	ID Resource Name Units Work Delay Start	Finish			
	15         Engineer Correlator         90%         43w         0w         1999-09-02           16         Technician Correlator         15%         7w         0w         1999-09-02	2000-08-02 2000-08-02			
	Notes				
	The timing, configuration, data flow, and other parameters will be controll a degree. Prototypes and test fixture will be built and tested.	ed by system contro	I boards which will be de	signed, analyzed, a	nd possibly simulated to
8.6.4.1	Circuit design	1999-09-02	1999-11-24	12w	0w
8.6.4.2	Circuit simulation	1999-11-25	1999-12-22	4w	0w
8.6.4.3	PC board layout	1999-12-23	2000-01-05	2w	0w
8.6.4.4	PC board fabrication	2000-01-06	2000-01-19	2w	0w
<u>8.6.4.5</u>	Test fixture	2000-01-06	2000-02-16	<u>6w</u>	<u>0w</u>
8.6.4.5.1	Design	2000-01-06	2000-01-19	2w	0w
8.6.4.5.2	Assemble	2000-01-20	2000-02-16	4w	0w
8.6.4.6	Prototype assembly	2000-01-20	2000-02-16	4w	0w
Summary Tasks     Page 58 of 79     File: ProjPlan19990802.mpp       Milestone Tasks     Printed: 11:44 AM 1999-08-02					

ALMA U.S. Task and Resource planning					
WBS (f)	Task	Start	Finish	Duration	Work
8.6.4.7	Write microcode	1999-12-23	2000-02-16	8w	0w
8.6.4.8	Prototype test	2000-02-17	2000-04-12	8w	0w
8.6.4.9	Design modifications	2000-04-13	2000-05-10	4w	0w
8.6.4.10	Fabricate, assemble & test with design mods	2000-05-11	2000-08-02	12w	0w
<u>8.7</u>	Correlator Chip	<u>1999-01-04</u>	2002-07-05	<u>183w</u>	<u>43w</u>
	ID Resource Name Units Work Delay Start	Finish			
	15 Engineer Correlator 24% 45w 0w 1999-01-04	2002-07-03			
	The MMA correlator will require a new correlator chip incorporating 4096 needed by the correlator design. The work performed under this item in Fabrication of prototypes will occur in 2001.	cross-multipliers ar 1999 and 2000 will	nd accumulators plus the ir consist of computer design	nternal switching ar and simulation of	d control circuitry the correlator chip.
8.7.1	Specifications	1999-01-04	1999-02-26	8w	0w
	Notes	antad			
	The detailed correlator chip specifications will be determined and docum				-
8.7.2	Select vendor	1999-03-01	1999-06-25	17w	0w
	Quotations from potential vendors of the correlator chip will be obtained the chip and ultimately be responsible for its fabrication.	and compared. As	the result of a competitive	process, a vendor	will be selected to design
8.7.3	Chip design	1999-06-28	2000-09-22	65w	0w
	Notes The correlator chip will be designed by the selected vendor, working close	selv with the correlat	or engineers		
874	Prototype chin fabrication	2001_01 00	2001.07.04	25,	
0.7.4	Notes	2001-01-08	2001-07-01	25₩	UW
	A small batch of prototype correlator chips will be fabricated by the select	ted vendor.			
8.7.5	Prototype chip test	2001-07-02	2001-08-24	8w	0w
	Notes	otatuna correlator b	aarda Tho rosulta will dat	ormino the quitabili	w of the chip for
	production.	ototype correlator bi		ernine the suitabili	y of the chip for
8.7.6	Design modifications	2001-09-24	2002-01-11	16w	0w
	Notes It is likely that, as a result of the design, fabrication, and test effort for the implemented in a design revision as required.	e correlator chip, so	ne design modifications w	ill be found necess	ary. These will be
8.7.7	Fabricate and test design mods	2002-01-14	2002-04-12	13w	0w
	Notes				
	The revised version of the correlator chip will be fabricated and the desig	n modifications veri	fied.		·····
8.7.8	Fabricate production run	2002-04-15	2002-07-05	12w	0w
	Notes An initial production run of the revised design will be made. This will pro	vide enough correla	tor chips to build the proto	type correlator.	
8.8	Racks	2000-08-03	2001-07-16	49.614	39.5₩
0.0	ID Resource Name Units Work Delay Start	Finish	2001-07-10	<u>+5.011</u>	<u>55.5W</u>
	15 Engineer Correlator 13% 6.43w 0w 2000-08-	03 2001-07-16			
	16 Technician Correlator 67% 33.07w 0w 2000-08-	03 2001-07-16			
	Notes The correlator will be housed in many racks with multiple interconnection	ns.			
8.8.1	Design mechanical lavout	2000-08-03	2000-08-30	4w	0w
	Notes				
	The mechanical layout of various card cages, cables, etc. will be design	ed.			
8.8.2	Design power distribution	2000-08-31	2000-09-27	4w	0w
	Notes The power supplies, their location, and their connection to the card cage dissipate heat adequately in the thin air of the high site.	s will be designed.	The thermal properties wil	be considered and	air flow designed to
8.8.3	Select control computer	2000-12-05	2001-01-01	4w	0w
	Notes The requirements for the control computer(s) which operate the correlat operating system will be chosen. Possible expansion or upgrade paths	or on an intimate lev will be considered.	el will be determined by a	nalysis. A computir	ng capability and suitable
Summary Milestone	Tasks Page	59 of 79		File: Printed	ProjPlan19990802.mpp : 11:44 AM 1999-08-02

,

	ALMA U.S. Task ar	nd Resource	planning		Filter: All Tasks
WBS (f)	Task	Start	Finish	Duration	Work
8.8.4	Design control wiring	2001-01-02	2001-01-29	4w	0w
	Notes The control wiring, including flow of setup information and timing signal	s, will be designed and	evaluated based on the	e experience with th	e GBT spectrometer.
8.8.5	Design signal wiring	2001-01-30	2001-02-26	4w	0w
	The largest part of the correlator wiring, namely the signal interconnection	ons, will be designed a	nd evaluated in detail.		
8.8.6	Order parts	2001-02-27	2001-04-23	8w	0w
	Notes				
	The racks, cables, card cages, hardware, etc. will be determined and o	rdered.			
8.8.7	Assemble prototypes	2001-04-24	2001-07-16	12w	0w
	Prototype racks which are fully wired to accommodate correlator circuit	boards will be assemb	led and tested.		
<u>8.9</u>	Post-Correlation Processor	1999-05-05	2000-12-01	82.6w	14w
	ID Resource Name Units Work Delay Start	Finish			
	12 Correlator Programmer 8% 7w 0w 1999-05	-05 2000-12-01			
	15 Engineer Correlator 8% 7w 0w 1999-05	-05 2000-12-01			
	Notes Because of the high volume of output data from the correlator it may b	e necessary to design a	and build a custom post	-correlation process	sor which employs large
	numbers of DSP chips. This will be designed to perform well-defined for	inctions such as the ap	plication of real-time ca	libration data and F	ourier transforms to the
	spectral domain before the data is passed to a general-purpose compu			-	
8.9.1	Specifications Notes	1999-05-05	1999-06-01	4w	0w
	The requirements for the post-processor will be written, including which	tasks it will perform, a	nd the speed requireme	nts.	
8.9.2	Select data processing hardware	1999-06-07	1999-10-01	17w	0w
	Notes				
	A selection of particular DSP's will be made. A decision about building of performance and cost.	custom processor boa	rds or using commercia	lly available boards	will be made on the basis
8.9.3	Design rack	1999-10-04	2000-01-01	13w	0w
	Notes		2000 01 01		•
	A custom rack of card cages containing the post-processor will be desi	gned.			
8.9.4	Order parts	2000-01-05	2000-02-01	4w	0w
	Notes	etc. will be ordered			
0.05	The Dor 3, To boards to hold them, card cages, racks, power supplies				
8.9.5	Assemble	2000-02-04	2000-06-01	17W	UW
	The post-processor will be assembled.				
8.9.6	Test	2000-06-05	2000-12-01	26w	0w
	Notes				
	I he post-processor will be tested with simulated and real data.				
8.10	CDR: Prototype Correlator	2000-07-31	2000-07-31	0d	0w
8.11	Software	1999-02-01	2003-05-30	226w	66w
	ID Resource Name Units Work Delay Start	Finish			
	Notor	-01 2003-03-30			
	Software at many levels will be written and debugged in conjunction will	h board and system ch	eckout. This includes r	nicroprocessor cod	e on individual boards,
	FPGA code, and software within the correlator computer. The software	within the array contro	I computer and data int	erface computer wi	Il also be written.
<u>8.12</u>	Prototype Correlator Production	<u>1999-09-02</u>	<u>2003-05-30</u>	<u>195.4w</u>	<u>0w</u>
	Notes A prototype correlator which is sufficiently populated as to permit cross	-correlation of at least a	a dual-polarization 2 GH	z bandwidth signal	from 2 antennas will be
	built and tested.			2 Sanamati Signal	
8.12.1	Determine configuration	1999-09-02	1999-10-27	8w	0w
	Notes	o toot orrow will be det-	rminod		
	The detailed configuration of the prototype correlator to be used with th				
8.12.2	Order parts	2002-03-07	2002-05-01	8w	0w
	The parts for the boards and racks for the prototype correlator will be o	rdered.			
S	Taoka	60 of 70		F.,	
Summary Milestone	rasks Page	0001/9		File	d: 11:44 AM 1999-08-02

	ALMA U.S. Task and Resource planning						
WBS (f)	Task	Start	Finish	Duration	Work		
8.12.3	Assemble	2002-07-08	2002-11-08	18w	0w		
	Notes The prototype correlator will be assembled.						
8.12.4	Test	2002-11-11	2003-03-28	20w	0w		
	Notes						
	The prototype correlator will be tested.						
8.12.5	Deliver Prototype Correlator to VLA site	2003-05-30	2003-05-30	0d	0w		
8.13	Site Correlator Production	<u>2002-11-11</u>	<u>2006-10-06</u>	<u>204w</u>	<u>0w</u>		
	The correlator to be used at the high site will be fabricated, tested, and	delivered to the MMA.	This may be done in se	everal builds.			
<u>8.13.1</u>	First 1/4 correlator	2002-11-11	2004-06-18	<u>84w</u>	<u>0w</u>		
8.13.1.1	Determine configuration	2002-11-11	2002-12-06	4w	0w		
	Notes	ind applied					
8 13 1 2	Order parts	2002-12-09	2003-02-28	12.00	0		
0.13.1.2	Notes	2002-12-05	2003-02-20	12.00	014		
	All parts for the correlator including correlator chips will be ordered.						
8.13.1.3	Assemble	2003-03-03	2003-09-12	28w	0w		
	Notes The correlator will be assembled.						
8.13.1.4	Test	2003-09-15	2004-06-18	40w	0w		
	Notes						
0.13.1.7	The correlator will be tested in the laboratory.	2004.07.10					
8.13.1.5	Deliver 1/4 Correlator to MMA site	2004-06-18	2004-06-18	00	0w		
8.13.2	Second 1/4 correlator	2003-09-15	2005-03-25	80w	<u>0w</u>		
8.13.2.1	Notes	2003-09-15	2003-12-05	1 <b>2W</b>	UW		
	All parts for the correlator including correlator chips will be ordered.						
8.13.2.2	Assemble	2003-12-08	2004-06-18	28w	0w		
	Notes The correlator will be assembled.						
8,13,2,3	Test	2004-06-21	2005-03-25	40w	0w		
	Notes	2001 00 21	1000 00 10				
	The correlator will be tested in the laboratory.						
8.13.2.4	Deliver 1/4 Correlator to MMA site	2005-03-25	2005-03-25	0d	0w		
<u>8.13.3</u>	Third 1/4 correlator	2004-06-21	2005-12-30	<u>80w</u>	<u>0w</u>		
8.13.3.1	Order parts	2004-06-21	2004-09-10	12w	0w		
	All parts for the correlator including correlator chips will be ordered.						
8.13.3.2	Assemble	2004-09-13	2005-03-25	28w	0w		
	Notes						
9 12 2 2	Test	2005 02 28	2005 12 20	40			
0.13.3.3	Notes	2003-03-28	2005-12-30	407	UW		
	The correlator will be tested in the laboratory.						
8.13.3.4	Deliver 1/4 Correlator to MMA site	2005-12-30	2005-12-30	0d	0w		
<u>8.13.4</u>	Fourth 1/4 correlator	2005-03-28	<u>2006-10-06</u>	<u>80w</u>	<u>0w</u>		
8.13.4.1	Order parts	2005-03-28	2005-06-17	12w	0w		
	All parts for the correlator including correlator chips will be ordered.						
1							
Summary	Tasks Page	e 61 of 79		File	: ProjPlan19990802.mpp		
Milestone	<u>Tasks</u>			Printe	d: 11:44 AM 1999-08-02		

ALMA U.S. Task and Resource planning					
WBS (f)	Task	Start	Finish	Duration	Work
8.13.4.2	Assemble	2005-06-20	2005-12-30	28w	0w
	Notes				
1	The correlator will be assembled.				
8.13.4.3	Test	2006-01-02	2006-10-06	40w	0w
	Notes				
	The correlator will be tested in the laboratory.				
8.13.4.4	Deliver 1/4 Correlator to MMA site	2006-10-06	2006-10-06	0d	0w
8.14	Continued Support	2003-06-02	2007-03-30	200w	0w
	Notes				
	The engineers and technicians responsible for the correlator w other parts of the MMA.	vill provide continued support to	site personnel as the co	orrelator is brought o	n line along with the

.

File: ProjPlan19990802.mpp Printed: 11:44 AM 1999-08-02