```
  --------------------------------------------------------------------
  linx TRACE, Version C.21
  pyright (c) 1995-1999 Xilinx, Inc.  All rights reserved.

Design file:              fir-fir.ncd
Physical constraint file: fir-fir.pcf
Device,speed:             xcv400e,-6 (ADVANCED 1.18 1999-12-20)
Report level:             error report
  --------------------------------------------------------------------



=====================================================================
Timing constraint: TS_CLK_DRV = PERIOD TIMEGRP "CLK_DRV"  7.400 nS   HIGH 50.000 % ;
 48891 items analyzed, 0 timing errors detected.
 Minimum period is   6.832ns.
  --------------------------------------------------------------------


All constraints were met.


TimeGroup TWDLLS:
Comps:
 $I7     $I247



Timing summary:
---------------

 iming errors: 0  Score: 0

Constraints cover 48891 paths, 0 nets, and 18319 connections (68.7% coverage)

Design statistics:
   Minimum period:   6.832ns (Maximum frequency: 146.370MHz)


Analysis completed Wed Feb 23 17:10:59 2000
  --------------------------------------------------------------------
```

FIRST TRY FOR TAP-WEIGHT
CHIP IN VIRTEX-E