NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTESVILLE, VIRGINIA

CTRONICS DIVISION INTERNAL REPORT NO.

ADIOS — ANALOG-DIGITAL INPUT OUTPUT SYSTEM FOR APPLE COMPUTER

G. WEINREB AND S. WEINREB

April 1981

NUMBER OF COPIES: 150

ADIOS - ANALOG-DIGITAL INPUT OUTPUT SYSTEM FOR APPLE COMPUTER

TABLE FOR CONTENTS

Page

I	Introduction .	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• .	•	•	•	•	•	•	•	•	•	•	•	3
II. ,	Synchronization		•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•		•	•	9
III.	Analog Input .	•	•	•	•	•	•	•	·.	٠	.•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			•	11
IV.	Analog Output	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•					•	14
V.	Digital Input	•	•	•	•	•	•	•	•	•	•	•	•	•	•														14
VI.	Digital Output	•	•	•	•	•	•	•	•	•	•	•											•						16
VII.	Calibration .	•	•	•	•	•	•	•			•		•		•	• 1	•	•	•	•	•	•	•	•					17

APPENDICES

Appendix 1	Initialization Program - ADIOS INITB	0
Appendix 2	Test Program - ADIOS TEST	2
Appendix 3	AMD9513 Utilization	5
Appendix 4	Logic Diagrams	1
	A. Digital IC Location Guide	D
	B. ADIOS Control and Analog Input	1
	C. Digital Input and Output and Analog Output	2
Appendix 5	Manufacturers Data	
•	A. TTL IC Pin Layouts	
	B. Teledyne Philbrick 4735 V/F Converter	7
	C. Analog Devices AD522 Instrumentation Amp	
	D. Datel-Intersil DAC-HP16BGC	
	E. Harris HI-506A Multiplexer	7
	F. Sprague UHP-507 Relay Driver	
	G. Teledyne Solid-State Relays	
	H. Advanced Micro Devices AM9513 51	1
	I. Analog Devices 460K V/F Converter	6

FIGURES

Figure 1	ADIOS Block Diagram
Figure 2	ADIOS Module and Apple Card (Photograph)
Figure 3	Complete Apple/ADIOS System (Photograph) 6
Figure 4	Analog Component Location
Figure 5	ADIOS-INITB Assembly Listing
Figure 6	AM9513 Configuration
Figure 7	ADIOS-Apple Synchronization
Figure 8	Timing Diagram of AM9513 Counting Operation 29

TABLES

Table	I	Apple/ADIOS Addresses	•	 •	•	•		•		8
		Front-Panel Connector Pin Assignments								
		D/A Converter Code								
		ADIOS-INITB Initialization Addresses								

ADIOS - Analog-Digital Input Output System for Apple Computer

G. Weinreb and S. Weinreb

I. INTRODUCTION

ADIOS is a general purpose analog and digital input and output system for use with the Apple II Plus computer; a block diagram of the system is shown in Figure 1 and photographs of the ADIOS hardware and a complete Apple laboratory computer system are shown in Figures 2 and 3.

The system provides two .01% accuracy analog inputs denoted as AIN and BIN, two 16-bit accuracy analog outputs denoted as COUT and DOUT, six 1-bit TTL logic level digital inputs, and a 16-bit digital output which can be routed through an 8-bit bus driver, a 4-bit relay driver, or two solid-state relays. Three of the digital output bits can be used to control an 8-channel multiplexer on the BIN analog input. The hardware and software aspects of these functions are discussed together for each analog and digital input and output in subsequent sections of this report.

The A/D conversion is a slow integration method rather than a fast sampling type of conversion; the intention is to achieve high precision by averaging of noisy inputs. The integration is performed by counting of voltage-to-frequency (V/F) pulses for a duration denoted as COUNT time which is software controllable. After each integration the V/F pulses are not counted for a duration denoted as BLANK time which is also software controllable. In normal operation the ADIOS output analog and digital variables change near the beginning of BLANK time and transients caused by the change of these variables should decay before the

- 3 -




Fig. 1. ADIOS Block Diagram





Fig. 2. ADIOS components - Apple I/O card and main module. The I/O card contains signal isolation drivers and a socket for a ROM containing future utility programs. Within the module are power supplies, V/F converters, counters, D/A converters, digital output drivers, and control logic.



Apple system on laboratory cart with ADIOS module on bc shelf. A typical measurement of noise and gain of a mi amplifier is displayed on the screen.

next COUNT time starts. The lower limits for COUNT and BLANK times are software dependent; practical limits are of the order of 100 milliseconds for a BASIC program. The maximum duration is approximately 65 seconds.

Before ADIOS can be used it must be initialized by a subroutine such as the machine language program, ADIOS INITB, described in Appendix 1. The initialization subroutine sets the values of COUNT and BLANK and also directs a programmable integrated circuit, the AM9513, which performs all counting, to the desired mode of operation. The subroutine is loaded from disk and executed with the following calling program:

319 REM NEXT INITILIZES A/D INTERFACE AND SETS UP INTEGRATION CYCLE 320 GOSUB 7000: REM POKE COPY OF ADIOS-INITB 330 REM BLOADED 85 = \$55 BYTES IN 7986 = \$1F32 340 COUNT = 400:BLANK = 80350 CS = 10 / COUNT 360 COUNT = COUNT / 10:BLANK = BLANK / 10 370 CH% = COUNT / 256:BL% = BLANK / 256 REM NEXT LOADS COUNT AND BLANK TIMES INTO ADIOS 380 390 POKE 7988, COUNT - 256 * CH%: POKE 7989, CH% POKE 7990, BLANK - 256 * BL%: POKE 7991, BL% 499 410 CALL 8018: REH STARTS ADIOS

To change COUNT or BLANK, change line 340 and then execute lines 340 thru 410; to restart after removal of ADIOS power, execute CALL 8018.

All of the Apple address locations associated with ADIOS are summarized in Table I. It is assumed in this Table that ADIOS is plugged into peripheral slot 3 of the Apple; if slot N is used, substitute N+8 for the third character of the hex address (=B for N=3) or add 16(N-3) to the decimal address. These addresses may be accessed by machine language programs (i.e., ADIOS INITB) or by BASIC programs using PEEK and POKE. Analog and digital output are accomplished by POKE'ing bytes into the appropriate registers; the details for doing this are discussed in IV and VI of this report. Digital input is also accomplished in a straightforward manner by PEEK'ing at address 49335. Analog input is slightly more

READ OR WRITE	м	M	M	м	M	м	R/W	М	Å	M		M	м	М	Μ	м
				•			: 49342)		BITS			(COUNT/BLANK)	LSW)	(MSM)	LSW)	(MSM)
DESCRIPTION	COUT LS BYTE	COUT NS BYTE	DOU'T LS BYTE	DOUT MS BYTE	DIGITAL OUTPUT BITS, 0-7	DIGITAL OUTPUT BITS, 8-15	AND9513 DATA REGISTER (Internal registers addressed thru AMD9513 command register at	CLEARS DATA READY AND EXT TRIGGER FLIP FLOPS IN WRITE MODE	READS DATA READY AND EXT TRIGGER FLIP FLOPS AND DIGITAL INPUT BITS IN READ MODE	WRITES INTO AMD9513 COMMAND REGISTER, CR. SOME USEFUL COMMANDS ARE:	CR ACTION	9 (or 17) PRESENTS LOAD (OR HOLD) REGISTER OF COUNTER 1 (COUN AT DATA REGISTER PORT (49334)	10 (or 18) PRESENTS LOAD (OR HOLD) REGISTER OF COUNTER 2 (AIN LSW)	11 (or 19) PRESENTS LOAD (OR HOLD) REGISTER OF COUNTER 3 (AIN	12 (or 20) PRESENTS LOAD (OR HOLD) REGISTER OF COUNTER 4 (BIN LSW)	13 (or 21) PRESENTS LOAD (OR HOLD) REGISTER OF COUNTER 5 (BIN MSW)
HEX ADDRESS	COBO	COBI	C0B2	COB3	C0B4	COB5	COB6	COB7	_	COBE						
DECIMAL ADDRESS	49328	49329	49330	49331	49332	49333	49334	49335		49342						

complicated as the desired data is located in internal registers of the AMD9513 which can be PEEK'ed at address 49334 by POKE'ing AMD9513 internal addresses into 49342; this is discussed in III.

II. SYNCHRONIZATION

The COUNT/BLANK cycle can be triggered in one of three (3) modes:

1) Free Run - COUNT starts immediately after BLANK with the timing of the cycle determined by when the initialization routine was run.

2) Software Trigger - Each COUNT cycle is triggered by an Apple command.

External Trigger - An external trigger signal starts the COUNT cycle.
 Only the Free Run mode, accessed with a BASIC program, will be discussed in this report.

The Apple can POKE outputs at anytime and also PEEK at inputs at anytime relative to the COUNT/BLANK cycle. However, to produce meaningful results from an experiment it will usually be necessary to make output changes at the beginnin of BLANK time and also to know the time period pertaining to an analog signal integration.

The synchronization of the program to the free running COUNT/BLANK cycle is accomplished by a Basic WAIT command and a DATA READY bit which is set =0 by hardware at the beginning of BLANK time. The following program lines accomplish this:

4250 WAIT 49335,128,128: REM WAIT UNTIL DATA READY BIT = 0 AT BLANK TIME START
4260 POKE 49335,128: REM RESET DATA READY BIT
4265 REM NEXT PROGRAM LINES CHANGE OUTPUTS DURING BLANK TIME
(See IV AND VI for details)
4320 REM BLANK TIME MAY NOW END 4325 REM NEXT PROGRAM LINES READ ANALOG INPUT COUNTERS

• (See III for details)

•

4400 RETURN: REM COMPUTER MAY NOW DO OTHER TASKS BUT MUST RETURN TO 4250 BY END OF COUNT TIME

Five indicator LED's on the ADIOS front panel indicate the status of initialization and synchronization. The large, green COUNT/BLANK LED is on during COUNT time after ADIOS has been initialized. Four other indicators, TRANSFER, MISS DEAD, and WAIT, will function only if the program contains the following lines involving the CALL and MISSED DATA bits which are internal AMD9513 flip-flops accessible through the AMD9513 data register:

4205 REM NEXT 4 LINES SET UP CALL BIT TO OPERATE STATUS INDICATORS 4210 POKE 49342,20: REM ADDRESSES 9513 HD4 4220 ZZ = PEEK (49334): REM DUMMY PEEK TO ADVANCE 9513 DATA POINTER 4230 POKE 49334,174: REM SETS CALL BIT HIGH 4240 IF PEEK (49335) < 128 THEN 4500: REM IF DATA READY BIT IS ZERO PREVIOUS DATA WAS MISSED (Followed by WAIT statement and I/O lines previously described) • 4370 POKE 49342,19: REM ADDRESS 9513 HD4 4380 ZZ = PEEK (49334): REM DUMMY PEEK TO ADVANCE 9513 DATA POINTER 4390 POKE 49334,168: REM CLEAR CALL BIT 4500 REM TURN ON MISSED DATA LIGHT 4510 POKE 49342,18: REM ADDRESS 9513 HD1 4520 ZZ = PEEK (49334): REM DUMMY PEEK TO ADVANCE 9513 DATA POINTER 4530 POKE 49334,172: REM CLOCKS MISSED-DATA ONE-SHOT 4540 POKE 49342,18: REM ADDRESS 9513 HD1 4550 ZZ = PEEK (49334): REM DUMMY PEEK TO ADVANCE 9513 DATA POINTER 4560 POKE 49334,168: REM CLEARS MISSED-DATA CLOCK 4570 POKE 49335,0: REM SET DATA READY BIT 4580 GOTO 4250

Lines 4210, 4220, 4510, 4520, 4540, and 4550 are obscure code necessary becaus of a quirk of the Apple POKE statement and also the 9513 addressing system. The Apple POKE command causes a PEEK followed by a POKE to be executed; the PEEK

- 10 -

causes the 9513 to advance its data pointer register. Thus a lower 9513 register must first be addressed to POKE into the desired address.

With the inclusion of the above lines TRANSFER lights for 0.5 seconds after each data transfer, MISSED DATA lights for 0.5 seconds if an integration is not read by the Apple, and WAIT is on while the Apple is waiting for the DATA READY bit.

III. ANALOG INPUT

A block diagram of the analog input system was given in Figure 1; detailed schematics and data sheets are included at the end of this report.

Inputs AIN and BIN are through front-panel BNC jacks or connector pins E30-33 as described in Table II. Inputs to BIN may also be through an 8-channel differential multiplexer with pins E1-16 as described in Table II. The multiplex is addressed by bits 5(LSB), 6, and 7(MSB) of the digital output byte, address 49333. Input resistance is 1000 megohms differential and common mode for inputs in the range \pm 14 volts. Common mode rejection is > 75 db for common mode voltag within \pm 10 volts. The inputs are protected against overvoltage.

The full scale range of the analog inputs are controlled by two internal switches (see location drawing) for each input as follows:

SWITCH Sl or S3	SWITCH S2 or S4	V/F LOWER LIMIT O HZ	V/F UPPER LIMIT 1 MHz
OPEN	CLOSED	OV	+ 10.000 V
CLOSED	OPEN	- 10.000 V	+ 10.000 V

(The switch lever should be pushed towards the red dot for positive-only operation.) Thus each mode requires a different scaling in the program to convert counts to volts. The zero drift for the bipolar modes is typically 0.6 mV/°C and is much greater than the 0.01 mV/°C typical zero stability of the 0 to +10V range.

- 11 -

TABLE	II	-	Pin	Assignments	for	Front-Panel	Connectors

	Male - Cinch DC-37P	F is Female - Cinch DC-37S
PIN	FUNCTION	PIN FUNCTION
El	вон	F1 DOO
E2	BOL	F2 D01
E3	він	F3 DO2
E4	B1L	F4 D03
E5 ·	B2H	F5 D04
E6	B2L	F6 D05
- E7	взн	F7 D06
E8	B3L ANALOG INPUTS TO MUX	F8 D07 DIGITAL OUTPU
E9	В4Н	F9 D08
E10	B4L	F10 D09
E11	в5н	F11 D010
E12	B5L	F12 D011
E13	в6н	F13 D012
E14	B6L	F14 D013
E15	в7н	F15 D014
E16	B7L	F16 D015
E17		F17 DO12 RELAY -
E18	AIN GAIN PROGRAMMING	F18 DO12 RELAY +
E19	MUX ENABLE	F19 +5 VOLTS
E20		F20 DIO DIGITAL INPUT
E21	BIN GAIN PROGRAMMING	F_{21} DOO
E22	+15 VOLTS	F22 D01
E23	GROUND	F23 D02
E24	-15 VOLTS	F24 D03
E25	DII	F25 D04 DRIVER OUTPUTS
E26	DI2	F26 D05
E27	DIGITAL INPUTS	F27 D06
E28	DI4	F28 D07
E29	DI5	F29 DRIVER ENABLE
E30	AIN H	F30 RELAY B+
E31	AIN L	F31 D08
E32 [°]	BIN H	F32 D09
E33	BIN L	F33 D010 RELAY DRIVER
E34	COUT H	F34 D011
E35	COUT L	F35 GROUND
E36	DOUT H	F36 D011 RELAY -
E37	DOUT L	F37 DO11 RELAY +

The full scale sensitivity of the analog inputs can also be increased by adding resistors between pins E17 and E18 for AIN and E20 and E21 for BIN. This increases the gain of the AD522 input amplifier by a factor of 1 + 200K/R where R is the value of the added resistor. In later versions of ADIOS, the internal bipolar/unipolar switches and also switches to give 1 volt full scale will be added to the front panel.

The 1 MHz V/F converter outputs are counted by 32-bit counters within the AM9513. At the end of COUNT time the contents of these counters are automatically transferred into 16-bit HOLD registers within the AM9513. This assumes that the initialization program of Appendix 1 (appropriate for Free Run mode) is used. The AM9513 can also be programmed to allow transfer to the HOLD registers under softwar control. AIN is stored in HOLD 2 (LSW) and HOLD 3 (MSW); BIN is stored in HOLD 4 (LSW) and HOLD 5 (MSW). The HOLD registers are read out by POKE'ing appropriate addresses into the AM9513 command register at address 49342 (see Table I). One byte at a time is then read by PEEK(49334) commands. The leastsignificant byte is read first and the AM9513 data pointer automatically advances to the most significant byte for the next PEEK(49334). (However, it does not automatically advance to the most significant word; this must be done with another POKE to 49342.) BASIC program lines to perform these tasks are given below:

 510 MK = 256: MM = 65536: CS = 10/COUNT: CZ = 0: REM THESE ARE FOR 0 TO +10V MODE
 520 REM FOR -10V TO +10V MODE USE CS = 2*CS AND CZ = 10000

(After DATA READY WAIT and output POKES) 4330 POKE 49342,18: REM ADDRESS 9513 FOR LSW OF AIN 4335 REM FOR BIN USE POKE 49342,20 4340 AIN = PEEK (49334) + MK*PEEK (49334) 4350 POKE 49342,19: REM ADDRESS 9513 FOR MSW OF AIN 4355 REM FOR BIN USE POKE 49342,21 4360 AIN = AIN + MM*PEEK (49334) 4365 REM MSB OF MSW NOT NEED FOR COUNT TIME < 16.77 SECONDS 4368 MV = CS*AIN - CZ: REM MV IS AIN IN MILLIVOLTS

IV. ANALOG OUTPUT

The interface contains two Datel/Intersil DAC-HP16BGC D/A converters (see data sheet) which directly provide \pm 5 volt output with 16 bit resolution. These outputs are buffered and amplified X2 by an OP10-EY dual op-amp which has zero and gain trim adjustments. The two resulting \pm 10 volt outputs are designated COUT and DOUT and are available on front-panel BNC jacks and also on pins E34 (COUT H), E35 (COUT L), E36 (DOUT H), and E37 (DOUT L) of the 37-pin E front-panel connector. The outputs can sense ground at the desired load but 100 ohms is presented by the output return lead to chassis ground.

COUT and DOUT are each accessed by two bytes within the Apple address space. If the interface card is plugged into slot 3, the addresses are given in Table I. The output voltage vs bit configuration is given in Table III.


The analog outputs are controlled by the computer POKE'ing bytes into the appropriate registers of Table I; two bytes must be POKE'ed for each output. A BASIC subroutine which converts a BASIC floating point variable, MV, equal to the desired output of COUT in millivolts, to the required bytes, ML% and MH%, is illustrated below:

20000 REM D/A SERVICE ROUTINE 20010 IF MV > 9999.7 THEN MV = 9999.7 20020 IF MV < -10000. THEN MV = -10000 20040 MT% = 3.2768*MV 20050 MH% = MT%/256: ML% = MT% - 256*MH% 20060 POKE 49328,ML%: REM POKE 49330 FOR DOUT 20070 POKE 49329,MH%: REM POKE 49331 FOR DOUT 20080 RETURN

V. DIGITAL INPUT

The six digital input lines are available on pins F20 (LSB, DIO) and E25 (DI1) thru pin E29 (MSB, DI5) of the 37-pin front-panel connectors. Input is standard TT

Output	He	x	•
Voltage, mV	LSB	MSB	Decimal
9,999.7	FF	7 F	32,767
5,000.0	00	40	16,384
0.00	00	00	0
- 0.30	FF	FF	65,535 or -1
- 5,000.0	00	C0	49,152 or -16,384
- 9,999.7	01	80	32,769 or -32,767
- 10,000.0	00	80	32,768 or -32,768



logic levels; a "1" is > +2.0 volts (drawing < 40 µA at 2.4V) and "0" is < 0.8 volts (supplying < 1.6 mA at 0.4 volts). The inputs may be inverted by installing a 74LS367A in position 8E in place of the 74LS368A. No storage flip-flops are provided; the computer senses the input lines at the time a PEEK(49335) is executed. This time can be controlled by waiting for the DATA READY bit thru WAIT 49335,128,128 as discussed in II. The state of the input lines is indicated by the 6 right-most white bar-LED's on the ADIOS front-panel; a lighted LED indicates a "1" input.

VI. DIGITAL OUTPUT

The 16-bit digital output word is stored in two bytes; each byte is in a 74273 octal flip-flip IC within ADIOS. One byte, bits DOO - DO7, is controlled by a POKE 49332,B command where B is the decimal value of the byte (B = O to 255); these bits are available on pins F1 - F8 of the F front-panel connector. The second byte, bits DO8 - DO15, is addressed at 49333, and is available on pins F9 - F16. The flip-flop outputs can sink 16 mA at 0.4V and drive 0.8 mA at 2.4V. All 16 bits are indicated by front-panel bar LED's; a lighted LED indicates a "1".

The flip-flop outputs are connected to three types of drivers within ADIOS. Bits DOO - DO7 drive an octal tri-state bus driver, the 74LS241 in location 7C (substitute 74LS240 to invert bits), with outputs on pins F21 - F28. The tristate driver is held disabled by a 4.7K resistor to +5V on its \tilde{G} input; the driver may be enabled by connecting pin F29 to pin F35 (ground).

Bits DO8 - DOll drive a quad relay driver, the UHP-507, which can switch 100 volts at 250 mA output pins are F31 - F34. The driver contains transient protection diodes which should be connected to the positive relay supply voltage thru pin F30. The negative relay supply voltage should be connected to pin F35 which is tied to chassis ground.

- 16 -

Bits DOll and DOl2 drive two solid-state relays, Teledyne 643-1, which can switch 60 volts at 200 mA. The switch terminals are available on pins F36(-) and F37(+) for DOll, F17(-), and F18(+) for DOl2. The switch terminals may float up to 2500 volts with respect to ground but the voltage polarity across the open contacts must be as indicated. Other Teledyne relays which are pin-compatible and handle AC voltages are described in a data sheet in IX.

The BIN analog multiplexer is connected to bits DO13 - DO15. These bits may also be used as digital outputs (pins F14 - F16) but do not feed a driver.

VII. CALIBRATION

ADIOS contains 12 4-turn pots, located as shown in Figure 4, which adjust zero and gain for the two analog outputs (4 adjustments) and two analog inputs, each having two ranges (8 adjustments). It is most convenient to first calibrate the analog outputs using an accurate 4-digit DVM and then use these outputs as voltage standards for input calibration. A program such as ADIOS TEST, listed in Appendix 2, is useful as it allows the outputs to be set by keyboard entry and displays the input readings.

Output calibration is as follows:

- Command output to 0; adjust COUT ZERO and DOUT ZERO for 0 + 1 mV output.
- Command output to 9900 mV; adjust COUT GAIN and DOUT GAIN for 9900 + 2 mV output.
- 3. To check operation, command output to -9900 mV; outputs should be $-9900 \pm 3 \text{ mV}$.

The 0 to +10 volt input range should be calibrated next as these adjustments also affect the \pm 10 volt range adjustments (which do not affect 0 to +10 calibration). The 4 internal DIP switches should be set in the red-dot position

- 17 -




Fig. 4. Analog component and calibration adjustment location guide. A digital IC layout is given in Appendix 4.

(S2 and S4 open, S1 and S3 closed) and then proceed as follows:

- 4. Command output to 50 mV; adjust AIN and BIN ZERO for 50 \pm 1 output display.
- 5. Command output to 9900 mV; adjust AIN and BIN GAIN for a 9900 \pm 2 display.
- 6. Repeat 4, above.

Next, the -10 volt to +10 volt range is calibrated; the internal DIP switches should be set away from the red-dot position. The ADIOS TEST program scales input counts assuming the 0 to +10 volt range; this is accounted for in the desired outputs described below:

- 7. Command output to -9900 mV and adjust the -10V pots for an output display of 50 \pm 1.
- 8. Command output to 9900 mV and adjust the +10V pots for a display of 9950 \pm 3.
- 9. Repeat 7, above.

After completion of calibration, operation can be checked by putting DIP switches in the red-dot position and running the RAMP mode of ADIOS TEST. Finally, the DIP switches should be set for the desired mode of operation; typically this will be with AIN in the 0 to +10 mode and BIN in the bipolar mode.

Appendix 1. Initialization Program - ADIOS INITB

ADIOS-INITE is a binary (machine language) program that initializes the AM9513. This is necessary in order for ADIOS to input analog signals and control synchronization. The program loads sixteen, 16-bit internal registers of the 9513 with certain values dictating the exact internal configuration of the AM9513. Two of the registers are loaded with values that control the duration of COUNT and BLANK. This initialization program also arms the counters to commence operation of the COUNT-BLANK cycle.

In order to use "ADIOS-INITB," one must first put it on a disk. This can be done by typing the object code (shown in Fig. 5) into memory with the SYSEM MONITOR and then issuing a "BSAVE ADIOS-INITB, A\$1F32, L\$55" command.

Once the program is in memory, one can modify the COUNT and BLANK initializa values. Table IV shows the addresses of ADIOS-INITB which contain these values that are loaded into the AM9513 upon execution ("CALL 8018"). Refer to the BASIC program listing, line 310, in Appendix II, for information on how to utilize ADIOS-INITB from a BASIC program.

Figure 5 contains an assembly listing of ADIOS-INITB. The actual binary program is enclosed in a box.

TABLE	IV.	ADIOS-INITB	Initialization	Addresses

Address	Contents*
7988	COUNT time MSB
7989	COUNT time LSB
7990	BLANK time MSB
7991	BLANK time LSB

*values are in units of 10 mS.

- 20 -

		ា វត្តធ្វត្ត
Hex.	Machine	1010 * G.WEINREB 8/11/80 "ADIOS-INITB"
addr	code	1020 * INITIALIZE 9513 ROUTINE; ASSEMBLER: "ASMOISE 4 A"
	TTPCTUB	1030 * CARD IN SLOT 3
		1043 .OR \$1F32
		1047 * OBJECT CODE IS 85=\$55 BYTES PLACED IN ADDRESS \$1F32 →
C08E-		1050 *9513 1/0 ADDRESSES
C086-		1050 COMM .EQ \$C0BE COMAND REGISTER 1070 DATA .EQ \$C0B6 DATA REGISTERS
		1080 ×
		1090 *DATA FOR 9513'S REGISTERS-
1F32-	E6 0F	1100 *DATA IN TABLE IS IN IN FORMAT WHERE LSB IS FIRST
1F34-	64 66	
1F36-	1	1120 LD1 .HS 6400 1 SECOND COUNT Modifiable 1130 HD1 .HS 6400 1 SECOND BLANK Modifiable
1F38- 1F38-	HU 42 100 00	1140 CM2 .HS AD42 C
1F3C-	00 00	
1F3E-		1170 CH3 .HS A893
1F40- 1F42-		1180 LD3.HS0000the internal configur- ation of the AM9513
1F44-	AD 84	1190 HD3 .HS 0000 atton of the AM9513.
1F46-		1210 LD4 .HS 0000
1F48- 1F48-		1220 HD4 .HS 0000 1230 CM5 .HS 0865 <
1F4C- 1F4E-		1230 CM5 .HS A865 <
	60 00	1250 HD5 .HS 0000
1F 1F50-	60 90	
		1280 MAMO .HS 0090 C MASTER MODE REGISTER
		1300 *INIT. PROGRAM*
1F52-	A9 FF	1310 * 1320 INIT LDA #\$FF
1F54-	80 BE CØ	1330 STA COMM CMASTER RESET
1F57-	A9 01	1340 LDA #\$01
11,00-	8D BE CO	1350 STA COMM SET DATA POINTER 1360 *LDA REGISTERS*
1F50-	· 🖬 🧭 1919	11 / /// LDV ##CC C C 도
1561-	BD 32 60 80 86 00	1380 BEGN LDA CH1,X GET DATA
1F64-		1390 STA DATA PUT IN 9513 REG:STER
·1F65-	A9 33	1410 LDA #\$33 CLR Z FLAG
1F67- 1F69-		1420 CPX #30 FINISHED?
1F6B-	4C 5E 60	1430 BEQ DONE IF SU, END 1440 JMP BEGN DO IT AGAIN P
		1450 *SET MM REGISTER+
1F5E-	H9 17	1460 DONE LDA #\$17
1F73-	8D BE CØ AD 50 60	1470 STA COMM SET DATA POINTER TO MM REGISTER
1F76-	8D 86 CØ	1490 STA DATA PUT IN MM REG.
1579-		1500
1F70-	AD 51 60 80 86 C0	
		1520 STA DATA PUT IN MM REG 1530 *ARM COUNTERS*
1F7F- 1F91-	A9 7F	1540 LDA #\$7F
1F84-	8D BE C0 60	
	L	1555 RTS END OF PROGRAM

Fig. 5. ADIOS-INITB Assembly Listing

÷

ай 8-м 40(08 (EST PROGRAM OF 3/23/8) 50 60T0 220: REM INITIALIZE 100 PRINT "THIS PROGRAM ALLOWS A FIXED NUMBER OR A 0 TO 9900MV RAMP TO BE OUTPUT FROM C AND D. THESE SHOULD BE CONNECTED TO A AND B INPUTS. THE FIXED NUMBER OR RAMP IS ALSO APPLIED TO THE TWO DIGITAL OUTPUT BYTES."; 101 PRINT "DIGITAL INPUT BITS ARE ALSO READ AND DISPLAYED. COUNT=400 AND BLANK =80; CHANGE IN 340 IF YOU WISH. PROGRAM SCALING ASSUMES ADIOS IS IN 0 TO +10V MODE (ALL DIP SHITCHES ON)" 104 PRINT مور بن بنیور دو. مور با معدور دو 110 INPUT "RAMP(R) OR FIXED(F) INPUT? ";X\$ 112 PRINT IF X\$ = "R" GOTO 900 120 125 IF X\$ = "F" GOTO 200 130 GOTO 110: REM INVALID REPLY; TRY AGAIN 199 REM FIXED OUTPUT ROUTINE 200 PRINT "FIXED OUTPUT. USE CONTROL C TO STOP; GOTO 200 TO CHANGE VALUE" 210 INPUT "MILLIVOLTS? ";F 211 60SUB 4200 215 MV = AIN * CS:MY = BIN * CS $216 \ D6\% = D1\% - 128$ 218 PRINT F;" ";MV;" ";MY;" ";06% 220 GOTO 211: REM REPEAT 230 REM INITILIZATION ROUTINE 240 D = CHR(4) 250 TEXT : HOME : PRINT 310 REM NEXT INITILIZES A/D INTERFACE AND SETS UP INTEGRATION CYCLE 320 GOSUB 7000: REM POKE COPY OF ADIOS-INITB 330 REM BLOADED 85 = \$55 BYTES IN 7986 = \$1F32 340 COUNT = 400: BLANK = 80 350 CS = 10 / COUNT 360 COUNT = COUNT / 10: BLANK = BLANK / 10 370 CH% = COUNT / 256:BL% = BLANK / 256 380 REM NEXT LOADS COUNT AND BLANK TIMES INTO ADIOS 390 POKE 7988, COUNT - 256 * CHX: POKE 7989, CHX 400 POKE 7990, BLANK - 256 * BL%: POKE 7991, BL% 410 CALL 8018: REM STARTS ADIOS 420 REM GOSUB 5300 TO TURN ON PRINTER 430 REM CALL 1013 TURNS OFF PRINTER 450 POKE 33,40: REM NORMAL TEXT WINDOW 500 REM CONSTANTS FOR DATA TRANSFER 510 MC = 3.2768: MJ = 128: MK = 256: MM = 65536 600 GOTO 100 899 REM 900 REM RAMP TEST 910 PRINT "COUT AND DOUT WILL RAMP FROM 0 TO 9900MV IN A SELECTED STEP SIZE. IF AIN AND BIN DISAGREE WITH COUT AND DOUT BY MORE THAN DMAX=10MV (CHANGE IN 1010) THEN: " PRINT 911 913 INPUT "ERROR MESSAGE IS NONE(0), BEEP(1), OR PRINTER LINE(2)? ";J 915 PRINT INPUT "STEP SIZE IN MILLIVOLTS? ";ST 920 1005 NR = 0: REM NR (S NUMBER OF READS SINCE LAST ERROR 1910 <u>0</u>MAX = 50 1020 FOR F = 000 TO 9900 STEP ST Appendix 2

```
1941) जन्म<u>न्त</u>्र कहेलेखे
1060 \text{ MO} = 410 + 08:\text{MV} = 610 + 08
1070 06% = 01% - MUX: REM SUBTRACT DATA READY BIT
                     ";MV;" ";MY;"
1080 PRINT F - ST;"
                                        ";06%
1090 IF F = 0 GOTO 1220
1100 D = ABS (F - ST - HV)
1110 IF D > DMAX THEN CALL
                            - 211: GOSUB 1500
1150 E = ABS (F - ST - MY)
    IF E > DMAX THEN CALL - 211: GOSUB 1500
1160
1210 NR = NR + 1
1220
     NEXT F
1230
     GOTO 1010: REM REPEAT RAMP
1500
      REM ERROR MESSAGE
1510
     ON J GOTO 1587,1560
1520 NR = 0: RETURN : REM
                           NO MESSAGE IF J=0
      GOSUB 5300: REM TURN ON PRINTER
1560
      PRINT F - ST; ";HV; ";HY; ";DG%;"
1570
                                                ";NR
1580
     CALL 1013
1587
      CALL - 1059: REM BEEP!
1589 NR = 0
1590
     RETURN : REM
4200 REM
               DATA TRANSFER ROUTINE WITH PARAMETERS MC1 FOR NOISE
 SOURCE ON),F(OUTPUT TO LO) AND AIN (INPUT FROM RECEIVER)
4201 FC = F: IF F < 0 THEN FC = F + 20000
4202 MT = FC * MC: REM OUTPUT F TO COUT
4203 MH% = MT / MK: ML% = MT - MK * MH%
4204 OH% = F / MK:OT% = F - MK * OH%: REM F MODULO 256 FOR DIGITAL
 OUTPUT
4205 REM NEXT 4 LINES TO SET UP 9513
4210 POKE 49342,20: REM
                           ADDRESSES 9513 HD4
4220 ZZ = PEEK (49334): REM ZZ IS DUMMY
4230 POKE 49334,172: REM CALL BIT SET HIGH
 4240
      IF PEEK (49335) < 128 THEN 4500
 4250 WAIT 49335,128,128: REM WAIT UNTIL DATA READY BIT =0 AT BL
 TIME START
 4260
      POKE 49335,128: REM RESET DATA
                                         READY BIT
 4270
                            OUTPUT BITS DOØ TO DO7
      POKE 49332.0T%: REM
 428Ø
      POKE 49333.0T%: REM
                            OUTPUT BITS DO8 TO DO15
 4290 DIX = PEEK (49335): REM DIGITAL INPUT
 4300 POKE 49328, ML .: REM
                             COUT LSBYTE
 4310
      POKE 49329, MHX: REM
                            COUT MSBYTE
 4313
       POKE 49330, MLX: REM COUT LSBYTE
 4315
      POKE 49331 MH%: REM
                            COUT MSBYTE
 4320
      REM BLANK TIME MAY NOW END
 4330 POKE 49342,18: REM ADDRESS 9513
                                        TO OUTPUT LSWORD OF AIN
 4340 V1 = PEEK (49334):V2 = PEEK (49334)
 4350 POKE 49342,19: REM ADDRESS 9513 TO OUTPUT MSWORD OF AIN
 4360 V3 = PEEK (49334)
 4365 AIN = V1 + MK * V2 + MM * V3
 4366 POKE 49342,20: REM ADDRESS 9513 FOR BIN
 4368 Y1 = PEEK (49334):Y2 = PEEK (49334)
 4370 POKE 49342,21
 4372 Y3 = PEEK (49334)
 4376 BIN = Y1 + MK * Y2 + MM * Y3
      POKE 49342,20: REM ADDRESS 9513
 4378
                                            HD4
 4380 ZZ = PEEK (49334): REM DUMMY PEEK
      POKE 49334.168. REM CLEAR CALL BIT
 4390
 44NØ
       REMEN
 4-1111
       REP TURN ON MISSED DATA LIGHT
```

```
Appendix 2
```

4505 PRINT "MISSED DATA", COUNT, BLANK 4510 POKE 49342,18: REM ADDRESS HOLD1 4520 ZZ = PEEK (49334); REM DUMMY 4530 POKE 49334,172: REM CLOCKS MISSED DATA ONE-SHOT 4540 POKE 49342,18 4550 ZZ = PEEK (49334). 4560 POKE 49334,168: REM / CLEARS MISSED DATA CLOCK 4570 POKE 49335,0: REM CLEAR FLAG 4580 GOTO 4250 5299 REM 5300 -REM TURNS ON TRENDCOM 200 PRINTER 5310 REM : GOTO 5400: REM FOR APPLE PRINTER 5315 PR# 1: PRINT CHR\$ (0): REM FIRST CHARACTER NOT PRINTED 5320 POKE 1913,6: POKE 1785,72: REM MARGINS 5330 POKE 1657,80: REM LINE LENGTH 5340 RETURN 5400 REM TURN ON APPLE PRINTER 5410 PRINT CHR\$ (4);"PR#1" 5420 Q\$ = CHR\$ (17): REM PRINT Q\$ TO DUMP GRAPHICS 5430 POKE - 12524,0: REM BLACK ON WHITE PLOT 5440 POKE - 12528,7: REM DARK PRINT 5450 POKE - 12527,8: REM LEFT MARGIN 5460 RETURN 5999 REM 6000 REM FORMATTED LIST 6005, POKE 33,33 6010 GOSUB 5300: REM TURN ON PRINTER 6060 LIST 6065 PRINT : PRINT 6190 CALL 1013 6195 END : REM 6999 REM NEXT READS ADIOS INITE AS DATA STATEMENTS 7000 FOR I = 7986 TO 8070: READ A: POKE I,A: NEXT : RETURN 7010 DATA 230,15,100,0,100,0,173,66,0,0,0,0,168,131,0,0,0,0,173,132,0,0,0 ,0,168,101,0,0,0,0,0,144,169,255,141,190,192,169,1,141,190,192,162,0,189,5 0,31,141,182,192,232,169,51,224,30,240,3,76,94,31,169,23,141,190,192,173,8 0,31,141,182,192,173 7020 DATA 81,31,141,182,192,169,127,141,190,192,96,2,205

Appendix III - AM9513 Utilization

This section describes the AM9513 utilization in the "Free Run" mode of synchronization as described in Section II. The 9513 is a fairly complex chip described in a 26-page data brochure available from Advanced Micro Devices (5 pages of this are included in Appendix 5.H). This brochure should be read in order to understand this Appendix. However, these steps are not necessary unless modifications must be made to ADIOS.


Figure 6 shows the AM9513 configuration as used in the ADIOS "Free Run" mode; a timing diagram is shown in Figure 7. The first counter group is used to generate the COUNT/BLANK signal. The duration of COUNT is determined by the contents of the LOAD register where the duration of BLANK is determined by the HOLD register. When the counter is armed, it will be loaded with the contents of the LOAD or HOLD register (depending on the current state of OUT1) and begin counting down. When TC (0001) is reached, the output will begin to toggle and the counter will be reloaded with the other register and will commenc to count down. This cycle will be repeated continuously until the counter is either reset or disarmed. The count-source of counter 1 is software selectable. However, in this manual, 100 HZ (F5) is used. This is derived from an external 1 MHz crystal oscillator which is divided down.


Counters 2, 3, 4, and 5 count the frequencies produced by the two V/F converters. Only counters 2 and 3 will be discussed since the operation of counters 4 and 5 is identical. Counters 2 and 3 are cascaded to provide 32 bits (4.295×10^9) of potential counting storage for the AIN frequency. With a 1 MHz V/F, one could take data for a maximum period of 71 minutes.

- 25 -

The frequency from the AIN V/F is inhibited by the C/B signal. The two counters use operation mode "Q" so that the gate ("SAVE") is used to place the counter contents into the HOLD register and the first pulse into the counter (from the input) is used to clear the counter by initiating a reload from the empty LOAD register. The "pulse adders" are used to provide this CLR (Clear) pulse. This all takes place within the 5 μ s after COUNT time ends and is illustrated in Figure 8.


The computer can read the contents of the HOLD registers at anytime that is convenient until the next COUNT to BLANK transition occurs. OUT3 ($\overline{\text{MISS}}$ DAT and OUT5 ($\overline{\text{CALL}}$) cna be in either the state of GND (CM bit 2 = 0) or HIGH IMPEDANCE (CM bit 2 = 1) and are controlled by the computer writing data into the AM9513 Command registers.





- (1) The computer sets the CALL bit and begins to wait until BLANK commences. If the DATA READY bit is low at this point, a cycle has been missed, (by the computer) and the MISSed Data line is pulsed. The WAIT LED is illuminated between the marks (1) and (2).
- (2) The 4 counters stop counting, are saved and cleared, all within 5 µs. The DATA READY bit is set in order to tell the computer that it can begin outputting new data.
- 3) The DATA READY bit is cleared under software control.
 - All data has been outputted. The CALL bit is cleared under software control. The TSFR LED is initiated to illuminate for .5 seconds. The computer can input data from the analog inputs between now and the next COUNT to BLANK transition.
- (5) All outputs should be settled. The counters commence counting. The COUNT LED illuminates.

Fig. 7. ADIOS-APPLE Synchronization




1) The counter's input is gated off.

- A pulse is applied to the internal gate of Counters 2 and 3. This pulse, labeled "SAVE", causes the contents of the counters to be placed in the HOLD registers at mark (3).
- (4) A pulse is applied/added to the input of Counter 2. This first pulse of integration clears the counter. The pulse is not recorded.
- 5 A pulse is applied/added to the input of Counter 3. This clear pulse is inhibited by OUT2. If OUT2 is clocked by the CLR 2 pulse, Counter 3 will automatically be cleared.
 - NOTE: When a counter reaches FFFF, it will commit itself to outputting a terminal count pulse initiated by the next input clock pulse. Once committed, it cannot be disrupted by:
 - a) the internal gate signal ("SAVE")
 - b) the clearing of the counter
 - c) the saving of the counter's contents

Due to this characteristic, OUT2 must inhibit CLR 3 for OUT2 becomes the "extra" pulse initiated by CLR 2 and not intended to be counted.

Fig. 8. Timing Diagram of AM9513 Counting Operation.


5341 9 11 œ å -^- v š v v Ğ v. E- V Ĝ Ğ v G - D--G 10 104 < 74L5221 . 9 9F C 741 5240 7465367 7425290 8 **8**A RD 88 8Ę A ഗ 20 643-1 7465221 643-1 7474 7465240 UHP 507 7 7E 70 78 7A 7F 70 • 11• . ਜੂ 202 **^81** - <ដ r B ŝ มพื∙ يت 24 <<u>.</u> . . ٢Ň Z цр з.г 7415240 Чн 742509 555 41 կլվ 6 İnf 68 6D 6C × HPIGBGC HPIGBGC Г 7425 273 74 45 273 5 5D 5B 5C 5A ㅈ • _ 74175 74175 4D 74175 74175 7400 74175 4 48 4F 4Ë **4**A H • • ٠ • • G 74175 3E 7445 245 7425175 74 175 7445138 7415139 3 .3A 3F 3D 36 38 m • • . ٠ m mili 7465 112 7408 74221 742504 4.1% 2 4.7 K 20 28 2C 28 Ο • • • . 18 C TWHS 250 7465221 74L586 õ AM9513 1E 10 10 ω. 434 36-0-27 23G 30-E-30 20-E-35 - 15- В- IZ 55G 3-4-8 - 2 476 - G - ۲ Þ 8 20 ÷ **0**0 ц З ้ซื ้ง Š ō




- 30 -

1

ã






- 32 -

Appendix 5. Manufacturers Data


- Appendix 5.B. Consists of pages 1, 5, and 6 of a six-page report. The complete report can be obtained from Teledyne Philbrick, Allied Drive at Route 128, Dedham, Massachusetts 02026.
- Appendix 5.D. Consists of pages 1, 2, and 4 of a four-page report. The comple report can be obtained from Datel Intersil, 11 Cabot Boulevard, Mansfield, MA 02048.
- Appendix 5.H. Consists of pages 1-5 of a 26-page report. The complete report can be obtained from Advanced Micro Devices, Inc., 901 Thompson Place, P. O. Box 453, Sunnyvale, California 94086.
- Appendix 5.1. Analog Devices 460K V/F converter used as a substitute for Teledyne 4735 due to unavailability.

· •




PRESET	CLEAR	CLOCK	J	ĸ	Q	ā
L	н	Ϋ́.	x	X	н	L
н	L	x	x	x	L	н
. L	L	x	x	x	н۰	н•
н	н	1	L	L	00	ō0
н	н	1	н	L	H	L
Н.	н	1	L	н	L	н
н	н	1	н	н	TOG	GLE
н	н	н	x	x	00	ã0
Н	Ŷ	L				3
-	•.				<u>.</u>	~


See pages 8-56 and 8-58



SN54L5112A (J, W) SN74L5112A (J,N SN54S112 (J, W) SN74S112 (J, N)

Appendix 5.A.






EACH FLIP-FLOP							
CLEAR	CLOCK	D	a				
L	x	x	L				
н	t	н	н				
н	1	L	L				
н	L	x	00				

12

18





Appendix 5.A.



FUNCTION TABLE

(EACH MONOSTABLE)							
IN	OUTPUTS						
CLEAR	A	8	a	ā			
L	x	x	L	н			
×	н	x	L	н			
×	×	L	L	н			
н	L	1	٦	\mathbf{v}			
н 1	i L	H	5	ሯ			
Also see description and switching							
characteristics							







10 kHz 100 kHz 1MHz HIGH RELIABILITY 4731/4733/4735 FREQUENCY CONVERTERS

This series of low drift voltage-to-frequency converters provide an output-pulse-train repetition rate that is a precision linear function of the input voltage. These low drift, ultra linear, 10 kHz/100 kHz/1 MHz Full Scale V-to-F's have the ability to handle positive, negative, and differential input signals over a wide range of power supply voltages (± 9 V to ± 18 V). They operate over the wide temperature range of $-55^{\circ}C$ to $\pm 125^{\circ}C$.

With 126 dB of dynamic range, 70 dB CMRR, and 100% overrange, these V-to-F's provide linear operation with input voltages from $\pm 10 \,\mu$ V to ± 20 V. The current pin (the summing point of an op amp) resolves currents as low as 1000 pA (4731/4733), which makes operation with full scale input voltages from less than 250 mV to greater than 100 volts possible.


The 4731/4733's 0.005% nonlinearity is the equivalent of 16 bits end point linearity, while differential nonlinearity and dynamic range approach 20 bits. With this combination of features and specifications, the 4731/4733/4735 stand alone as sixth generation devices, capable of operation from power supply voltages as low as ± 9 V.

	NOMINAL FREQUENCY/	NONLINEARITY 1% F.S.			FULL SCALE Temp, Coef, 1PPM/°C		
	MAX. OVERRANGE	Typical	Guarant	beet	Typical	Gueranteed	
4731	10 kHz/21 kHz	.002	.005	() Hot	4	15	
	•			Cold	7	25	
4733	100 kHz/210 kHz	,002	.005	() Hot	6	20	
				Cold	10	30	
4735	1 MHz/2.1 MHz	.005	.015	0	30	50	

For maximum reliability and performance these V-to-Fs are offered with 100% screening similar to MIL-STD-883 Method 5008. Refer to Table 2 for details as to methods and test conditions.

MODEL	OPERATING TEMPERATURE RANGE	SCREENED to MIL-STD-883 METHOD 5008
4731 4733 4735	−55°C to +125°C	Internal Visual Stabilization Bake Constant Acceleration Seal, Fine and Gross Leak External Visual
4731-83 4733-83 4735-83	-55°C to +125°C	Internal Visual Stabilization Bake Constant Acceleration Seal, Fine and Gross Leak Burn-In Temperature Cycling External Visual

- 37 -



FEATURES


- 100% Screening Similar to MIL-STD-883, Method 5008
- Power Supply Range ±9 V to ±18 V
- Ultra Linear
- 100% Overrange
- 126 dB Dynamic Range
- 70 dB CMRR
- Low Full Scale Drift
- Low Zero Offset Voltage Drift
- TTL, CMOS, HNIL Compatible Output


- APPLICATIONS

- No Drift Integrate/Hold
- High Common Mode Voltage Isolation
- 2-Wire Digital Transmission
- Analog-to-Digital Converters—20 Bit
- Optical Data Link

HOW TO USE THE 4731/4733/4735

When used as shown in Figure 1A & 1B, the factory trimmed V-to-F operates as specified without additional components. Pin 9 the $+V_{in}$ trim and pin 12 the $+V_{in}$ are both inputs for a positive input signal. Pin 12 can be used when accuracy to $\pm 0.1\%$ of F.S. is needed with no external components. Pin 9 is usually used when greater accuracy is required using an external trim, see Figure 2A.






4731/4733/4735

Output Protection (+Vcc, Common, -Vcc)

The V-to-F output (collector of Q2) may be shorted to ground indefinitely without damage, however, since Q2 is ON most of the time, a short to $+V_{CC}$ will cause certain catastrophic failure in about 5 seconds. A short to TTL (pin 24) and $-V_{CC}$ simultaneously will cause instant catastrophic failure.

Square Wave Output

The output of the 4731/4733/4735 is a train of pulses 20 usec/2 μ sec/.2 μ sec (see Figure 7). A symmetrical (square wave) output for driving highly capacitive or noisy transmission lines is obtained with a D or JK flip flop as shown in Figure 8.



	Typical Ti	me in M	icro-Sea	conds	
	T1	T2	T3	T4	T5
4731	0 to 500	500	20	≈200	100
4733	0 to 50	50	2	≈30	10
4735	0 to 5	5	0.2	~3	1

Figure 7. Typical Waveforms, Showing Timing Relationships





Figure 8. Square Wave Output Using D - Type Flip Flop



Test	Methods and Conditions	Purpose
*Internal Visual	Method 2017	Removes potentially delective units with respect to materials, construction, and workmanship.
*Stabilization Bake	Method 1008, Condition C 24 hours at 150 °C	Preconditioning treatment to stabilize circuit components prior to conducting further testing and trimming.
*Constant Acceleration	Method 2001, Condition A Y1 Axis, 5,000 g	Removes potential failures due to weak wire or chip bonding.
*Seal, Fine and Gross	Method 1014, Fine Leak Condition A & C Bomb time 1 hr. at 30 psi; Leak Rate < 5 X 10 ⁻⁷ cc/sec; Gross Leak, Condi- tion C1, no bubbles	Verifies Integrity of hermetic package
Burn In	Method 1015 Condition B 160 hours at 125°C	Reduces inlant mortality rate
Temperature Cycling	Method 1010, Condition B 10 cycles from -55 °C +0 °C -5 °C 10 +125 °C +3 °C -0 °C	Removes potential failures due to weak wire or chip bonding.
*External Visual	Method 2009	Removes delective units with respect to materia construction, and workmanship.

*These tests are for both standard and "-83" models 4731, 4733 and 4735 Screening Program to MIL-STD-883

4731/4733/4735

SPECIFICATIONS @ +25 °C, ±Vcc, ±15 V lunless otherwise indicated)

	TYPICAL			GUARANTEED
FULL SCALE (FS)		•		
later the state framewing	·			$f_{out} = \frac{(V_{in})(I_A)}{10 V} = \frac{(I_{in})(I_A)}{H_B} \odot$
deal Transler Function				out 10 V L. (7)
				f _A = 10 kHz (4731)/100 kHz (4733)/1 MHz (4735)
+Vin trim				9.9 V 10.5% trimmable to 10.00 V
+Via				10.00 V 1.05 V
+lin				100 µA ±25% (4731/4733); 1 mA ±25% (4735)
Range (for specified nonlinearity) O				•
+Vin Terminal	+10 µV to +21 V			+100 µV to +12 V
-V _{in} Terminal & V _{cc} = ±18 V	-10 µV to (-V _{cc} +5			-100 µV to (-V _{cc} +7.0 V)
+lin Terminal	+1 nA to +210 µA4			+1 nA to 120 #A (±25%) (4731/4733)
	10 nA to +2.1 mA (4735)		10 nA to 1.2 mA (4735)
Differential $[(+V_{in}) - (-V_{in})] \Phi$	±12 V			111 V, (1Vcc fault)
Dver Range Max., +V _{iR} , (–V _{in} = 0) Dynamic Range	+Vin = 21 V, fout = 126 dB	· 21 KH2/210 KH2/	2.1 10112	+V _{in} = +20 V, f _{out} = 20 kHz/200 kHz (4731/4733); +V _{in} = +15 V, f _{out} = 1.5 MHz 100 d8
Common Mode Voltage Ø	(+Vcc -4 V), (-Vcc	+5 V1		(+V _{cc} -5 V), (-V _{cc} +7 V)
CMRR, CMV - ±10 V	70 dB			60 d8
NONLINEARITY :%FS	4731/4733	4735		4731/4733 4735
Vin (+100 µV to 12 V)	.002	.005		.005 .015
+Via (+100 µV to 12.0 V) @ @	.002	.005		.005 .015
-Vie (-100 µV to -Vcc +7.0 V)	.01	.02		.02 .05
elin (1 nA to 120 µA) (4731/4733)	.002			.005
Hin (1 nA to 120 µA) (4731/4733) @ @	.002			.005
Hin (10 nA to 1.2 mA) (4735)		.005		D15
Hin (10 nA to 1.2 mA) (4735) @ @		.005		D15
+Via (+100 μV to +12.0 V) Φ	.005	.01		.01 Hot; .03 Cold
+Vin (+100 µV 10 20 V) (4731/4733) @ ●	.02			.05
+Vin (+100 μV to 15 V) (4735) @ Φ		.02		05
NPUT		<u></u>		
Zero Offset Voltage, Initial Untrimmed	±1 mV			15 mV (trimmable to zero)
Impedance @ +Vin				100 kn ±25% (4731/4733); 10 kn ±25% (4735)
Impedance @ -Vin	100 MΩ			10 MΩ
Impedance @ +IIn (op amp summing point)	Virtual Ground			<0.1 Ω
STABILITY OF FULL SCALE FACTOR	4731	4733 .	4735	4731 4733 4735
			0	
•	Hot Cold	Hot Cold	-	
Tempereture Coefficient (+Vin, -Vin) ±PPM/°C @	4 7	6 10	30	15 25 20 30 50
Tempereture Coefficient (+1in) ±PPM/*C @	4 7	6 10	30	
Temperature Coefficient (+Vin, -Vin) ±PPM/°C @	8 10	12 15	30	25 50 30 50 50
Power Supply Sensitivity 1PPM/%AV _{CC} @ Drift: Per Ozy/Per Month 1PPM	10 10/30	10 10/30	15 10/30	20 20 35
Norm Up Time 10.01%/.002% of F.S.	1 s/100 s	1 1/100 1	1 3/100 1	
STABILITY OF ZERO OFFSET VOLTAGE #V/°C	4731/4733	4735		4731/4733 4735
Tempereture Coefficient µV/°C @	15	110		120 150
Temperature Coefficient µV/°C ©	120	115		±100 Hot; ±50 Cold ±50
Power Supply Sensitivity 24V/% Vcc O	3	5		20 10
Drift : Per Day/Per Month	20 µV/60 µV	20 µV/60 µV		
RESPONSE				
Setting Time to .01% for FS step input				1 to 2 pulses of new frequency +5 µs
Overlead Recovery (Vin = +100 V to Vin = +10)	0.14 ms (4731/473	3); 70 #\$ (4735)		0.5 ms (4731/4733); 0.2 ms (4735)
er ($I_{in} = 1 \text{ mA to } I_{in} = 100 \mu \text{A}$)				
OUTPUT WAVEFORM				TTL compatible pulses adaptable to
Mah Januara Inana Hama				CMOS, HNIL (see Figure 4)
High (Double logic "1")				+2.4 V to +5 V (up to 10 TTL Load)
Low (positive logic "0") Pulse Width				< 0.4 V P -16 mA Sink Current
Source Impedance (High)				(4731/10 µs to 30 µs, 4733/1 µs to 3 µs, 4735/0.1 µs to .3 µs)
POWER REQUIREMENT				3.5 kΩ±20% (4731/4733); 680 Ω±20% (4735)
Voltage Range (±Vcc)	±7 V 10 ±18 V	•		19 V to 118 V
Values Asymmetry (& between I+Vccial-Vcci		•		22 V
Current (21cc1 @ Vcc = 115 V	17 mA (4731/47	33); ±35 mA (4735		±25 mA (4731/4733); 45 mA (4735)
ENVIRONMENT/RELIABILITY				
Operating Temperature				-55°C to +125°C
Storage Temperature Absolute Mex.				-65°C to +150°C

y be shorted to ±Vcc indefinitely without damage Output Protection: May be shorted to ground indefinitely; to +Vcc for 5 s

NOTES

● Alter trim ● 10 Hz end 10 kHz (4731)/100 Hz and 100 kHz (4733)/1 kHz and 1 MHz (4735)

See Figure 5G for datinition

Constant voltage at 2 Zero trim pin Messured from -25 °C to +85 °C, Hot (+25 °C to +85 °C) & Cold (-25 °C to +25 °C) Messured for -55 °C to +125 °C, Hot (+25 °C to +125 °C) & Cold (-55 °C to +25 °C) ig = 100 μ A for 4731 and 4733, 1 mA for 4735 Sector for an extension to constant to the sector of the state of the sector of the sector of the state of the sector of th

• Specified over entire temperature range, -55°C to +125°C

Teledyne Philbrick makes no representation thet use of its modules in the circuits described herein, or use of other technical information contained herein will not infringe on existing or future petent rights nor do the descriptions contained herein imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith.

Suggested Power Supplies: 2403 or 2301. Request AN-20 for V to F applications,



Allied Drive at Route 128, Decham, Masachusetts 02026 Tel: (617)329-1600 TWX:(710)348-6726 Telex: 92-4439



High Accuracy Data Acquisition Instrumentation Amplifier

FEATURES

PerformanceLow Drift: $2.0\mu V/^{\circ}C$ (AD522B)Low Nonlinearity: 0.005% (G = 100)High CMRR: >110dB (G = 1000)Low Noise: $1.5\mu V$ p-p (0.1 to 100Hz)Low Initial VOS: $100\mu V$ (AD522B)Hermetically-Sealed, Electrostatically Shielded DIPVersatilitySingle-Resistor Gain Programmable: $1 \le G \le 1000$

Output Reference and Sense Terminals Data Guard for Improving ac CMR <u>Value</u> Internally Compensated No External Components except Gain Resistor

Active Trimmed Offset, Gain, and CMR Low Cost: \$13.00 (100's, A)

PRODUCT DESCRIPTION

¥.


The AD522 is a precision IC instrumentation amplifier designed for data acquisition applications requiring high accuracy under worst-case operating conditions. An outstanding combination of high linearity, high common mode rejection, low voltage drift, and low noise makes the AD522 suitable for use in many 12-bit data acquisition systems.


An instrumentation amplifier is usually employed as a bridge amplifier for resistance transducers (thermistors, strain gauges, etc.) found in process control, instrumentation, data processing, and medical testing. The operating environment is frequently characterized by low signal-to-noise levels, fluctuating temperatures, unbalanced input impedances, and remote location which hinders recalibration.

The AD522 was designed to provide highly accurate signal conditioning under these severe conditions. It provides output offset voltage drift of less than $10\mu V/^{\circ}C$, input offset voltage drift of less than $0.5\mu V/^{\circ}C$, CMR above 80dB at unity gain (110dB at G = 1000), maximum gain nonlinearity of 0.001% at G = 1, and typical input impedance of $10^{\circ}\Omega$.


This excellent performance is achieved by combining a proven circuit configuration with state-of-the-art manufacturing technology which utilizes active laser trimming of tight-tolerance thin-film resistors to achieve low cost, small size and high reliability. This combination of high value with no-compromise performance gives the AD522 the best features of both monolithic and modular instrumentation amplifiers, thus providing extremely cost-effective precision low-level amplification.

The AD522 is available in three versions with differing accuracies and operating temperature ranges; the "A", and "B" are specified from -25° C to $+85^{\circ}$ C, and the "S" is guaran-





teed over the military/aerospace temperature range of -55°C to +125°C. All versions are packaged in a hermeticallysealed, electrostatically shielded 14-pin DIP and are supplied in a pin configuration similar to that of the popular AD521 instrumentation amplifier.



 Mid-West
 Texas

 213/595-1783
 312/894-3300

Appendix 5.C.

SPECIFICATIONS


$(typical @ +VS = \pm 15V, R$	$L = 2k\Omega \& T_A = +25$	°C unless otherwise specified)
-------------------------------	-----------------------------	--------------------------------

MODEL	AD522A	AD522B	AD522S
AIN Gain Equation	$1 + \frac{2(10^5)}{10^5}$	•	•
Cara Equation	Rg		
Gain Range	1 to 1000	•	•
Equation Error	0.2% max	0.05%	••
G = 1 G = 1000	1.0% max	0.05% max 0.2% max	••
Nonlinearity, max (see Fig. 4)			
G=1	0.005%	0.001%	••
G = 100	0.01%	0.005%	••
vs. Temp, max G = 1	2ppm/°C (1ppm/°C typ)	•	•
G = 1000	50ppm/°C (25ppm/°C typ)	•	•
DUTPUT CHARACTERISTICS			
Output Rating	±10V @ 5mA	•	•
DYNAMIC RESPONSE (See Fig. 6)			
Small Signal (-3dB)			
G = 1	300kHz 3kHz	•	•
G = 103 Full Power GBW	JKHZ 1.SkHz	•	•
Slew Rate	0.1V/#s	•	•
Settling Time to 0.1%, G = 100	0.5ms	•	•
to 0.01%, G = 100	Sms	•	•
to 0.01%, G = 10	2ms	•	•
to 0.01%, G = 1	0.5ms	•.	•
VOLTAGE OFFSET			
Offsets Referred to Input Initial Offset Voltage			
(adjustable to zero)			
G = 1	±400µV max (±200µV typ)	±200µV max(±100µV typ)	3 :00µV max (±100µV typ)
ws. Temperature, max (see Fig. 3)			•
G = 1	±50μΥ/°C(±10μΥ/°C τγρ) ±6μΥ/°C	±25μV/°C(±5μV/°C typ)	±100µV/°C (±10µV/°C typ)
G = 1000 1 < G < 1000		±2μV/°C	±6µV/°C
1/0/1000	±(50 + 6)μV/°C	±(25 + 2)µV/°C	$\pm (\frac{100}{G} + 6)\mu V/^{\circ}C$
vs. Supply, max	6	6	6
G = 1	±20µV/%	•	•
G = 1000	±0.2µV/%	•	•
INPUT CURRENTS			
Input Bias Current			
Initial max, +25°C	±25nA	±15nA	±25nA
vs. Temperature	±100pA/*C	±50pA/°C	±100pA/"C
Input Offset Current Initial max, +25°C	430- A		
vs. Temperature	±20nA ±100pA/°C	±10nA ±50pA/°C	±20nA
and a second	11000777 C	230pX/ C	±100pA/°C
INPUT . Input Impedance			
Differential	10 [*] Ω	•	•
Common Mode	10 [*] Ω	•	
input Voltage Range			
Maximum Differential Input, Linear	±10V	•	•
Maximum Differential Input, Safe	±20V	•	•
Maximum Common Mode, Lincar	±10V	•	•
Maximum Common Mode Input, Safe Common Mode Rejection Ration,	±15V	-	•
Min @ ±10V, 1kΩ Source			
Imbalance (see Fig. 5)			
G = 1 (dc to 30Hz)	75dB (90dB typ)	80dB (100dB typ)	75dB (90dB typ)
G = 10 (dc to 10Hz)	90dB (100dB typ)	95dB (110dB typ)	90dB (110dB typ)
G = 100 (dc to 3Hz) G = 1000 (dc to 1Hz)	100dB (110dB typ)	100dB (120dB typ)	100dB (120dB typ)
G = 1 to 1000 (dc to 60Hz)	100dB (120dB typ) 75dB (88dB typ)	110dB (>120dB typ)	100dB (>120dB typ)
NOISE	· JUB (DOUB LYP)	80dB (88dB typ)	-
Vokage Noise, RTI (see Fig. 4)			
0.1Hz to 100Hz (p-p)			
G = 1	15µV	•	•
G = 1000	1.5μV	•	•
10Hz to 10kHz (rms) G = 1			
	15µV	•	•
FEMPERATURE RANGE Specified Performance	• - •	_	
Operating	-25°C to +85°C	•	-55°C to +125°C
	-55°C 10 +125°C -65°C 10 +150°C	•	•
Storage	-0) (10+1)0 (·	
Storage			
POWER SUPPLY		•	•
POWER SUPPLY Power Supply Range	±(5 to 18)V	• *8m4	•
POWER SUPPLY Power Supply Range Quiescent Current, max @ ±15V	±(5 to 18)V ±10mA	• ±8mA	•
POWER SUPPLY Power Supply Range	±10mA	±8mA	±8mA
POWER SUPPLY Power Supply Range Quiescent Current, max @ ±15V PRICE			

*Specifications same as AD322A, **Specifications same as AD322B, Specifications subject to change without notice.

GENERAL APPLICATION CONSIDERATIONS

Figure 1 illustrates the AD522 wiring configuration when used in a typical bridge amplifier application. In any low-level, high impedance, noise-dominated environment, proper shielding and grounding are requisite for optimum performance; a recommended technique is shown.



· Figure 1. Typical Bridge Application

Direct coupling of the AD522 inputs makes it necessary to provide a signal ground return for input amplifier bias currents. This can be achieved by direct connection as shown, or through an indirect path of less than $1M\Omega$ resistance such as other system interconnections.

To minimize noise, shielding should be provided for the input leads and gain resistor connections. A passive data guard is provided to improve ac common mode rejection by "bootstrapping" the capacitance of the input cabling, thus minimizing differential phase shift. This will also reduce degradation of system bandwidth.

Balanced design eliminates the need for external bypass capacitors for most applications. If, however, the power supplies are remotely located (farther than 10 feet or so) or if they are likely to carry more than a few millivolts of noise, local filtering will enable the user to retain optimal performance.

Reference and sense pins are provided to permit remote load

sensing. These points can also be used to trim the device CMR, add an output booster, or to offset the output to a reference level. These applications are illustrated in following sections.

It is good practice to place RG within several inches of the AD522. Longer leads will increase stray capacitance and cause phase shifts that will degrade CMR at higher frequencies. For frequencies below 10Hz, a remote RG is generally acceptable; no stability problems are caused. Bear in mind that a leakage impedance of 200M Ω between R_G pins will cause an 0.1% gain error at G = 1. Unity gain is not trimmable.

FYPICAL APPLICATION AND ERROR BUDGET ANALYSIS (See Figure 1 and Table 1)

A floating transducer with a 0 to 1 volt output has a $1k\Omega$ source imbalance. A noisy environment induces a one volt 0 to 60Hz common mode signal in the ground return. This signal must be amplified to interface with a data acquisition system calibrated for a 0 to 10 volt signal range. The operating temperature range is 0 to +50°C and an AD522B is to be used. Table 1 lists error sources and their effect on system accuracy.

The total effect on absolute accuracy is less than ±0.2%, allowing adjustment-free 8-bit operation. In computer or microprocessor controlled data-acquisition systems, automatic recalibration can nullify gain and offset drifts leaving noise, distortion and CMR as the only error sources. In this case, full 12-bit operation is achieved.

Gain Errors: Absolute gain errors can be nulled by trimming R_G. Gain drift is a linear effect, not detrimental to resolution and is caused by the change in value of internal resistors over the operating temperature range. An "intelligent" system can correct for these errors with an automatic calibration cycle. Gain nonlinearity never exceeds 0.002% at G = 10.

Offset Drift & Pins Current Errors: Special care has been taken in the design of the AD522 input stage to minimize offset drift. Unless transducer impedances are unbalanced by more than $2k\Omega$, errors caused by offset current drift are negligible compared to offset voltage drift. Although initial offset voltages are laser-nulled for most applications, provisions have been made to allow further adjustment to correct for initial system offset. In this example, all offset drifts amount to $\pm 0.014\%$ and do not effect resolution (can be corrected with an automatic calibration cycle).

CMR and Noise Errors: Common mode rejection and noise performance of instrumentation amplifiers are critical because

Error Source	Specification	Effect on Absolute Accuracy,% of F.S.	Effect on Resolution % of F.S.
Gain Nonlinearity	±0.002% max, G = 10 (from Spec. Sheet and Fig. 4)	±0.002	±0.002
Voltage Drift	$\frac{25\mu V/^{6}C}{Gain} + 2.0\mu V/^{6}C = 4.5\mu V/^{6}C$ R.T.I. = 0.00055%/^{6}C (from Spec. Sheet)	±0.011	.
CMR	86dB (from Spec. Sheet, CMR vs. F vs. G, typical curve)	±0.005	±0.005
Noise, R.T.O. (0.1 to 100Hz)	15µV (p-p) R.T.O. (from Spec. Sheet, Noise vs. G typical curve)	±0.0015	±0.0015
Offset Current Drift	±\$0pA/°C x 1k source imbalance (Spec. Sheet) = ±\$0µV/°C = ±1.25µV R.T.I.	±0.000125	
Gain Drift (add 10ppm/®C for external R _C)	60ppm/°C (Spec. Sheet)	±0.15	

ese errors can not be corrected by calibration. Common mode jection of the AD522 is active laser-trimmed to the limits of in-film resistor stability. Further trimming could improve MR on a short term basis, but regular readjustment would be :cessary to maintain this improvement (see Figure 2). In this :ample, untrimmed CMR and noise cause a total error of),0065% of full scale and are the major contributors to resotion error.




Figure 2. Optional CMR Trim

ERFORMANCE CHARACTERISTICS

ffset Voltage and Current Drift: The AD522 is available in our drift selections. Figure 3 is a graph of maximum RTO offt voltage drift vs. gain for all versions. Errors caused by offt voltage drift can thus be determined for any gain. Offset urrent drift will cause a voltage error equal to the product of the offset current drift and the source impedance unbalance.




Figure 3. Output Offset Drift (RTO) vs. Gain

ain Nonlinearity and Noise: Gain nonlinearity increases with in as the device loop-gain decreases. Figure 4 is a plot of pical nonlinearity vs. gain. The shape of the curve can be fely used to predict worst-case nonlinearity at gains below 00. Noise vs. gain is shown on the same graph.




Figure 4. Gain Nonlinearity and Noise (RTO) vs. Gain

ommon Mode Rejection: CMR is rated at $\pm 10V$ and $1k\Omega$ surce imbalance. At lower gains, CMR depends mainly on sin-film resistor stability but due to gain-bandwidth considertions, is relatively constant with frequency to beyond 60Hz. he de CMR improves with increasing gain and is increasingly subject to phase shifts in limited bandwidth high-gain ampliers. Figure 5 illustrates CMR vs. Gain and Frequency.

ynamic Performance: Settling time and unity gain bandwidth re directly proportional to gain. As a result, dynamic perfornance can be predicted from the well-behaved curves of igure 6.




Figure 5. Common Mode Rejection vs. Frequency and Gain




Figure 6. Small Signal Frequency Response (-3dB)

SPECIAL APPLICATIONS

Offset and Gain Trim: Gain accuracy depends largely on the quality of R_G . A precision resistor with a 10ppm/°C temperature coefficient is advised. Offset, like gain, is laser-trimmed to a level suitable for most applications. If further adjustment is required, the circuit shown in Figure 1 is recommended. Note that good quality (25ppm) pots are necessary to maintain voltage drift specifications.

CMR Trim: A short-term CMR improvement of up to 10dB at low gains can be realized with the circuit of Figure 2. Apply a low-frequency 20/G volt peak-to-peak input signal to *botb* inputs through their equivalent source resistances and trim the pot for an ac output null.

Sense Output: A sense output is provided to enable remote load sensing or use of an output current booster. Figure 7 illustrates these applications. Being "inside the loop", booster drift errors are minimized. When not used, the sense output should be tied to the output.




Figure 7. Output Current Booster and Buffered Output Level Shifter

Reference Output: The reference terminal is provided to permit the user to offset or "level shift" the output level to a datum compatible with his load. It must be remembered that the total output swing is ± 10 volts to be shared between signal and reference offset. Furthermore, any reference source resistance will unbalance the CMR trim by the ratio $10k/R_{ref}$. For example, if the reference source impedance is 1Ω , CMR will be reduced to $80dB (10k\Omega/1\Omega = 10,000 = 80dB)$. A buffer amplifier can be used to eliminate this error, as shown in Figure 7, but the drift of the buffer will add to output offset drift. When not used, the reference terminal should be grounded.

Appendix 5.C.



EATURES

- 16 Bit Binary Model
- ' 4 Digit BCD Model
- Voltage Output
- I5ppm/°C max. Gain Tempco
- Linearity to ±0.003%


ENERAL DESCRIPTION

he DAC-HP series are high resolution ybrid D/A converters with voltage outut. They are self-contained, including low tempco zener reference circuit nd output operational amplifier, all in a viniature 24 pin double spaced ceramic IIP package. There are two basic mod-Is in the series. The DAC-HP16B has 6 bit binary resolution with ±0.003% nearity while the DAC-HP16D has 4 igit BCD resolution with ±0.005% linarity. Input coding is complementary inary and complementary offset binary or the DAC-HP16B and complemenary BCD for the DAC-HP16D. The biary version operates in both unipolar nd bipolar modes with output voltages if 0 to $\pm 10V$ and $\pm 5V$ respectively. linary versions with a bipolar output oltage range of $\pm 10V$ are available. lenoted by the suffix "-1" after the nodel designation. The BCD version perates in the unipolar mode only with i to +10V output.

he DAC-HP design incorporates thin ilm hybrid technology which has been n volume production. Selected low empco nichrome-on-silicon thin film esistor networks are combined with ightly matched quad current switches o achieve 16 bit resolution. The thin ilm resistors together with the low empco zener reference circuit result in I maximum gain tempco of \pm 15ppm/°C or the DAC. The thin film resistors are unctionally laser trimmed for optimum converter linearity.

The resolution, stability, and voltage putput of these converters make them deal for precision applications such as speech and waveform reconstruction, precision ramp generators, and computer controlled testing. They are available in three operating temperature anges: 0 to 70°C, -25 to +85°C, and -55 to +125°C. High reliability versions are also available under Datel intersil's "S" program and MIL-STD-883 level B screening. Power requirement is ± 15 VDC.

Digital-10-12 II, Illeroalaetonie Digital-10-Alialog Cenvertars DAC-II-16B And DAC-II-16D



DATEL-INTERSIL, INC., 11 CABOT BOULEVARD, MANSFIELD, MA 02048/TEL. (617) 339-9341/TWX 710-346-1953/TLX 951340

Appendix 5.D.

	DAC-HP16B	DAC-HP16D
	(Binary)	(BCD)
AXIMUM RATINGS		
Positive Supply, pin 23	+18V	•
Negative Supply, pin 19 Digital Input Voltage, pins 1-16	-18V +5.5V	•
Output Current, pin 17	±20mA	*
PUTS	16 bits	4 digits
Resolution	Comp. Binary	Comp. BCD
Coding, bipolar output	Comp. Off. Binary	
nput Logic Level, bit ON ("0")1	0V to +0.8V	
nput Logic Level, bit OFF ("1") ¹	+2.4V to +5.5	<u>ν @ +4υμΑ</u> .*
	, , , , , , , , , , , , , , , , , , ,	•
ITDIIT		·······
JTPUT Dutput Voltage Range, Unipolar ²	0 to +10V	· ·
Output Voltage Range, Bipolar	±5V	_
Dutput Voltage Range, "-1" Suffix.	±10V	*
Dutput Current, min Dutput Impedance	±5 mA 0.05 ohm	•
		······
RFORMANCE		
inearity Error, max.	±0.003%	±0.005%
Aonotonicity, 10°C to 40°C Gain Error, before trimming	. 14 bits ±0.1%	16 bits
Zero Error, before trimming	±0.1%	*
Sain Tempco, max. ³	±15ppm/°C	• •
Sain Tempco, max. BGC, DGC Sero Tempco, unipolar, max	±20ppm/°C	~* •
Offset Tempco, bipolar, max	±5ppm/°C of FSR4 ±8ppm/°C of FSR4	_
Differential Linearity Tempco	±2ppm/°C of FSR4	•
ettling Time, 10V change ⁵	15µsec.	15µsec.
Slew Rate	20V/µsec. ±0.002% FSR/%	*
WER REQUIREMENT	+ 15VDC a	at 38m A
Quiescent, all bits HI)	-15VDC a	
SICAL-ENVIRONMENTAL		
Operating Temperature Range	0° C to 70° C (BMC) -25° C to +85° C (B	DMC, BGC, DGC
	-55°C to +125°C (B	
Storage Temperature Range	-65°C to +150°C	
Package Type	24 pin ceramic	dia
'ins Veight	0.010 x 0.018 inch 0.2 oz.	
	0.2 02.	\- J'/
*****	*Specifications same a	s first column.
TES:		
Drive from TTL output with only the second sec	the DAC-HP as load.	
 Unipolar output range for suffix ' ½ scale input. 	-1 models, 0 to $+10$, is reached at
· · · · · · · · · · · · · · · · · · ·		
 For all models except DAC-HP16 FSR is 0 to +FS or -FS to +FS volume 		

۱

ezerstingine elezza

- 1. It is recommended that these converters be operated with local supply bypass capacitors of 1μ F (tantalum type) at the +15V and -15V supply pins. The capacitors should be connected as close to the pins as possible. In high frequency noise environments an additional .01 μ F ceramic capacitor should be used in parallel with each tantalum bypass.
- 2. The analog, digital, and power grounds should be separated from each other as close as possible to pin 20 where they all must connect together.
- 3. The external gain adjustment shown in the diagrams gives an adjustment of $\pm 0.2\%$ of full scale range. The converters are internally trimmed to $\pm 0.1\%$ at full scale. A wider range of adjustment may be achieved by decreasing the value of the 510K ohm resistor.
- 4. The zero adjustment, or offset adjustment, has an adjustment range of ±0.35% of full scale range. The unipolar zero is internally set to zero within ±0.1% of full scale range.
- 5. If the reference output (pin 24) is used, it must be buffered by an operational amplifier in the noninverting mode. Current drawn from pin 24 should be limited to $\pm 10\mu$ A in order that the temperature coefficient of the reference circuit not be affected. This is sufficient current for the bias current of most of the popular operational amplifier types.

ORDERING INFORMATION

MODEL	OPER. TEMP. RANGE	SEAL	PRICE (1-24)
DAC-HP16BGC	0 to 70C	EPOXY	\$ 72.50
DAC-HP16BMC	0 to 70C	HERM.	\$131.00
DAC-HP-16BMR	-25 to +85C	HERM.	\$164.00
DAC-HP16BMM	-55 to +125C	HERM.	\$230.00
DAC-HP16BMC-1	0 to 70C	HERM.	\$136.50
DAC-HP16BMR-1	-25 to +85C	HERM.	\$169.00
DAC-HP168MM-1	-55 to +125C	HERM.	\$235.00
DAC-HP16DGC	0 to 70C	EPOXY	\$ 72.50
DAC-HP16DMC	0 to 70C	HERM.	\$131.00
DAC-HP16DMR	-25 to +85C	HERM.	\$164.00
DAC-HP16DMM	-55 to +125C	HERM.	\$230.00


Mating Socket: DILS-3 (24 pin socket) \$1.95 each

Trimming Potentiometer: TP50K \$3.00 each

For high reliability versions of the DAC-HP series, including units screened to MIL-STD-883, Level B, contact factory.

THESE CONVERTERS ARE COVERED BY GSA CONTRACT

_ 45 _




Printed in U.S.A. Copyright & 1979 Datel-Intersil, Inc. All rights reserved

11 CABOT BOULEVARD, MANSFIELD, MA 02048 / TEL (617)339-9341 / TWX 710-346-1953 / TLX 951340 Santa Ana, (714)835-2751, (L.A.) (213)933-7256 • Sunnyvale, CA (408)733-2424 • Gaithersburg, MD (301)840-9490 • Housion, (713)781-8886 • Dallas, TX (214)241-0651 OVERSEAS' DATEL (UK) LTD—TEL ANDOVER (0264)51055 • DATEL SYSTEMS SARL 602-57-11 • DATELEK SYSTEMS GmbH (089)77-60-95 • DATEL KK Tokyo 793-1031

ICES AND SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE



HI-506A/HI-507A 16 Channel Analog Multiplexer with Overvoltage Protection



- 47 -

*ABSOLUTE MAXIMUM RATING	SS			
Supply Voltage Between Pins 1 and 27	40V	•	Total Power Dissipation*	1200mW
VREF to Ground	+20V		Operating Temperature:	
VEN, VA, Digital Input Overvoltage:			HI-506A/HI-507A-2	-55°C to +125°C
$V_A \begin{cases} V_{Supply}(+) + 4V \\ V_{Supply}(+) + 4V \end{cases}$			HI-506A/HI-507A-5	0°C to +75°C
VA VSupply(+) +4V VSupply(-) -4V			Storage Temperature	-65°C to +150°C
Analog Input Overvoltage:				-
V_{S} $V_{Supply}(+) + 20V$				
Vs VSupply(+) +20V VSupply(-) -20V			*Derate 8mW/°C above T _A = +	-25°C

ELECTRICAL CHARACTERISTICS

Unless Otherwise Specified.

Supplies = +15V, -15V; VREF (Pin 13) = Open; VAH (Logic Level High) = +4.0V; VAL (Logic Level Low) = +0.8V For Test Conditions, consult Performance Characterisitcs section.

			506A/507			506A/507		
PARAMETER	TEMP.	-55 MIN.	^O C to +12 TYP.	S ^o C Max.	0 ^с Мім.	C to +75°	MAX.	נאוד
ANALOG CHANNEL CHARACTERISTICS	1 Emr.	mia.	117.	<u> </u>		<u> </u>	<u> </u>	UNIT
* VS. Analog Signal Range	Full	-15		+15	-15		+15	v
* RON, On Resistance (Note 1)	+25°C Full		1.2 1.5	1.5 2.0		1.5 1.8	1.8 2.0	κΩ κΩ
• IS(OFF), Off Input Leakage Current	+25°C Full		0.03	±50		0.03	±50	nA nA
* 10(DFF). Off Output Leakage Current Hf-506A HI-507A	+25°C Full Full		1.0	<u>*</u> 500 *250		1.0	:500 :250	nA nA nA
*10(0FF) with Input Overvoltage Applied (Note 2)	+25°C Full		4.0	2.0		4.0		nA µA
• 1 _{D (ON)} , On Channel Leakage Curreni HI-506A HI-507A	+25°C Full Full		0.1	<u>±</u> 500 <u>*</u> 250		0.1	±500 ± 250	nA nA nA
DIGITAL INPUT CHARACTERISTICS								
VAL, Input Low Threshold TTL Drive VAH, Input High Threshold INote 7)	Full Full	4.0		0.8	4.0		0.8	v v
VAL MOS Drive (Note 3)	+25°C +25°C	6.0		., 0.8	6.0		0.8	v v
•IA, Input Leakage Current (High or Low)	Full			1.0			5.0	μA
SWITCHING CHARACTERISTICS	+25°C		0.5	1.0		0.5		Цз
10PEN. Break - Before Make Delay	+25°C		80			80	-	ns
ION (EN). Enable Delay (DN)	+25°C		300			300		ns
IOFF (EN). Enable Delay (OFF)	+25°C		300			300		ns
"Off Isolation" (Note 4)	+25°C		65			65		dB
CS (OFF), Channel Input Capacitance	+25°C		5			5		pF
CD (DFF), Channel Oulput Capacitance HI-506A HI-507A	+25°C +25°C		50 25		-	50 25		pF pF
C _A , Digital Input Capacitance CDS (DFF), Input to Dutput Capacitance	+25°C +25°C		5			5 1		pF pF
POWER REQUIREMENTS PD, Power Dissipation	Full		7.5			7.5		mW
*1+, Current Pin 1 (Note 5)	Full		0.5	2.0		0.5	5.0	mA
*I-, Current Pin 27 (Note 5)	Full		0.02	1.0		0.02	2.0	mA
*I+, Standby (Note 6)	Full		0.5	2.0		0.5	5.0	⊡mA
*I-, Standby (Note 6)	Full		0.02	1.0		0.02	2.0	mA

NOTES 1. VOUT = 10V. IOUT = -100 HA

2. Analog Overvoltage = ± 33V

3. V_{REF} = +10V

4. VEN = 0.8V, RL = 1K, CL = 7pF, VS = 3VRMS, 1 = 500KHz

*100% Tested For DASH 8

5. V_{EN} = +4.0V


6. V_{EN} = 0.8V

7. To drive from DTL/TTL circuits, 1K Ω Pull-up resistors to +5.0V supply are recommended


Appendix 5.E.

RECOMMENDED OPERATING CONDITIONS

	MIN	- NOM	MAX	UNITS
Supply Voltage (V _{CC}):				
UHC-407, UHC-507	4.5	5.0	5.5	Υ.
UHD-407, UHD-507	4.5	5.0	5.5	V
UHP-407, UHP-507	4.75	5.0	5.25	V
Operating Temperature Range:				
UHC -407, UHC-507	-55	25	+125	°C
UHD-407, UHD-507	- 55	25	+125	°C
UHP-407, UHP-507	0	25	+70	°C
Current into any output (on state):		150	250	mA
Voltage on any output (off state):				
UHC-407, UHD-407, UHP-407			40	V
UHC-507, UHD-507, UHP-507			100	V



Appendix 5.F.



UHD-407 UHD-507 **UHP-407 UHP-507**

ELECTRICAL CHARACTERISTICS: (over operating temperature range unless otherwise noted)

البان من المسلم المسلم ومد من المالية المسلم . ويسلم المسلم المسلم المسلم المسلم المسلم المسلم . مسلم المسلم المسلم المسلم المسلم المسلم المسلم .		·		est Condi	lions -		Limits	· · ·	1
Characteristic	Symbol	Temp.	Vcc ·	Driven Input	Other Input	Output	Min. Typ. Mor.	Unils	Notes
"1" Input Voltoge	Vin(1)		MIN				2.0	V	
"0" Input Voltage	Vin(0)		MIN				0.8	V	
"1" Output Reverse Current Types UHC-407, UHD-407, and UHP-407	loff		MIN	0.8V	Vcc	40V	. 50	μA	
"1" Output Reverse Current Types UHC-507, UHD-507, ond UHP-507	loff		WIN	0.8V	Vcc	100	50	μA	
"0" Output Voltage Types UHP-407 aud UHP-507	Von		MIN	2.0V 2.0V	2.0V 2.0V	150mA 250mA	0.4	V V	
"0" Output Voltage Types UHC-407 UHD-407, UHC-507, and UHD-507	Von		MIN	2.0V 2.0V	2.0V	150mA	0.5	V	
"O" Input Current at all Inputs except Strabe	lin(0)		MAX		4.5V		-0.55 -0.8	mA	2
"O" Input Current at Strobe	lin(0)		MAX	0.4V	4.5V		-1.1 -1.6	mA	
"1" Input Current of all inputs except Strobe	lin(1)		MAX MAX	2.4V 5.5V	0V 0V		40	μA mA	2
"1" Input Current at Strobe	lin(1)		MAX MAX	2.4V	0V 0V		. 160	μA mA	2
Diode leokage Current	lux	NOM	NOM	Vcc	Vcc	OPEN	200	μA	6
Diode Forward Voltage Drop	VD	NOM	NOM	ov	ov		1,5	v	7
"1" Level Supply Current	Icc(i)	NOM	NOM	OV.	ov		6	mA	1,3
"O" Level Supply Current	Iccio)	NOM	NOM	5V	5V	1	20	mA	1,3

SWITCHING CHARACTERISTICS: $V_{cc} = 5.0V$, $T_A = 25^{\circ}C$

مهدادتها والمستعد ويوجع والمراجع المتحدي المحتور المحتور		the second second at the second se	Limits		
Characteristic	Symbol	Test Conditions	Min SerTyp. StarMan	Units	Notes
Turn-on Deloy Time	tpd0				4
Types UHC-407, UHD-407, UHP-407		$C_{L} = 15 pF, R_{L} = 6W, 265\Omega, R_{S} = 40V$	85	ns	
Types UHC-507, UHD-507, UHP-507		$C_L = 15 pF, R_L = 15 W, 670 \Omega, R_S = 100 V$	195	ns	
Turu-off Deloy Time	1pd)				4
Types UHC-407, UHD-407, UHP-407		$C_{l} = 15pF, R_{l} = 6W, 265\Omega, R_{s} = 40V$	95	ns '	
Types UHC-507, UHD-507, UHP-507	1	$C_L = 15 \text{pF}, R_L = 15 \text{W}, 670\Omega, R_S = 100 \text{V}$	220	ns	

- 49 -


NOTES:

1. Typical values are at $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$.

Each input tested separately. 2.


3. Each gate.

4. Voltage values shown in the test circuit waveforms are with respect to network ground terminal.



5. Capacitance volues specified include probe and test fixture capacitance.

6. Diode leakage current measured at $V_R = V_{off(min)}$. 7. Diode forward voltage drop measured at If = 200mA.



TELEDYNE RELAYS


SERENDIP[®] Commercial/Industrial DIP Solid State Relays



Subminiature solid state relays in standard TO-116 DIP packages. Featuring all solid state circuitry with hybrid microcircuit construction, and high input/output isolation (up to 2500 volts/10¹ ohms). Six models available providing choice of output: bipolar (ac or dc), ac (triac), and dc (transistor). Bipolar (640/644 series) and dc (643 series) are direct pin-for-pin replacements for standard DIP reed relays. AC versions (641 series) are UL Recognized – File #E55197.

	INPUT DATA		OUTP			
PART NUMBER VOLTAGE (VDC)	MAX. CURRENT	AC/DC	CURRENT		VOLTAGE	
	VOLTAGE (VDC)	(MADC @ SV)	ACTOC	@ 10V INPUT	@ 5V INPUT	
640-1	3.8-10	22	BIPOLAR (AC or DC)	80 MA	40 MA	± 50 Vpeak
641-1	3.8-10	15	AC	0.5 A (Note 1)	0.5 A	140 Vius
641-2	3.8-10	15	AC	0.5 A (Note 1)	0.5 A	280 Vrms
643-1	3.8-10	15	DC	400 MA	200 MA	60 V _{oc}
643-2	3.8-10	- 15	DC	100 MA	50 MA	250 V₀c
644-1	3.8-6	18	BIPOLAR (AC or DC) (Note 2)	5 MA	5 MA	±5 Vreak

Solid State DC Relay



3155 West El Segundo Boulevard, Hawthorne, California 90250 · Telephone (213) 973-4545

Appendix 5.H.

System Timing Controller Advanced Micro Devices Advanced MOS/LSI



TINCTIVE CHARACTERISTICS

ive independent 16-bit counters ligh speed counting rates Jp/down and binary/BCD counting nternal oscillator frequency source apped frequency scaler rogrammable frequency output -bit or 16-bit bus interface ime-of-day option larm comparators on counters 1 and 2 Complex duty cycle outputs Ine-shot or continuous outputs rogrammable count/gate source selection rogrammable input and output polarities 'rogrammable gating functions **letriggering capability** +5 volt power supply Standard 40-pin package

00% MIL-STD-883 reliability assurance testing


TABLE OF CONTENTS

neral Description 1
out 1
ck Diagram 2
Inface Signal Description 2
actional Description 4
ntrol Port Registers 5
a Port Registers 7
gister Access
ster Mode Control Options
erating Mode Description
unter Mode Control Options
mmand Descriptions
ximum Ratings
ctrical Characteristics
itching Characteristics
plications Information
ysical Dimensions
,

GENERAL DESCRIPTION

The Am9513 System Timing Controller is an LSI circuit designed to service many types of courting, sequencing and timing applications. It provides the capability for programmable frequency synthesis, high resolution programmable duty cycle waveforms, retriggerable digital timing functions, time-of-day clocking, coincidence alarms, complex pulse generation, high resolution baud rate generation, frequency shift keying, stop-watching timing, event count accumulation, waveform analysis and many more. A variety of programmable operating modes and control features allow the Am9513 to be personalized for particular applications as well as dynamically reconfigured under program control.


The STC includes five general-purpose 16-bit counters. A variety of internal frequency sources and external pins may be selected as inputs for individual counters with software selectable activehigh or active-low input polanty. Both hardware and software gating of each counter is available. Three-state outputs for each counter provide either pulses or levels. The counters can be programmed to count up or down in either binary or BCD. The accumulated count may be read without disturbing the counting process. Any of the counters may be internally concatenated to form an effective counter length of up to 80 bits.



ORDERING INFORMATION

		Counting Frequency
Package Type	Temperature Range	7MHz
Molded		AM9513PC
	0°C ≤ T _A ≤ +70°C	AM9513DC
Hermetic•		AM9513CC
Hermetic	$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$	AM9513DM

ght & 1980 by Advanced Micro Devices. Inc. - 51 - Advanced Micro Devices reserves the right to modify information contained in this document without notice



RFACE SIGNAL DESCRIPTION

e 5 summarizes the interface signals and their abbreviations e STC. Figure 1 shows the signal pin assignments for the lard 40-pin dual in-line package.

+5 volt power supply

Ground

(2 (Crystal)

nd X2 are the connections for an external crystal used to mine the frequency of the internal oscillator. The crystal Id be a parallel-resonant, fundamental-mode type. An RC or r other reactive network may be used instead of a crystal. For ng from an external frequency source, X1 should be left open X2 should be connected to a T/TL source and a pull-up itor.

FOUT (Frequency Out, Output)

The FOUT output is derived from a 4-bit counter that may be programmed to divide its input by any integer value from 1 through 16 inclusive. The input to the counter is selected from any of 15 sources, including the internal scaled oscillator frequencies. FOUT may be gated on and off under software control and when off will exhibit a low impedance to ground. Control over the various FOUT options resides in the Master Mode register. After power-up, FOUT provides a frequency that is 1/16 that of the oscillator.

GATE1-GATE5 (Gate, Inputs)

The Gate inputs may be used to control the operations of individual counters by determining when counting may proceed. The same Gate input may control up to three counters. Gate pins may also be selected as count sources for any of the counters and for the FOUT divider. The active polarity for a selected Gate input is programmed at each counter. Gating function options allow level-sensitive gating or edge-initiated gating. Other gating modes are available including one that allows the Gate input to
 Select between two counter output frequencies. All gating functions may also be disabled. The active Gate input is conditioned by an auxiliary input when the unit is operating with an external
 8-bit data bus. See Data Bus description. Schmitt-trigger circuitry on the GATE inputs allows slow transition times to be used.

SRC1-SRC5 (Source, Inputs)

The Source inputs provide external signals that may be counted by any of the counters. Any Source line may be routed to any or all of the counters and the FOUT divider. The active polarity for a selected SRC input is programmed at each counter. Any duty cycle waveform will be accepted as long as the minimum pulse width is at least half the period of the maximum specified counting frequency for the part. Schmitt-trigger circuitry on the SRC inputs allows slow transition times to be used.

OUT1-OUT5 (Counter, Outputs)

Each 3-state OUT signal is directly associated with a corresponding individual counter. Depending on the counter configuration, the OUT signal may be a pulse, a square wave, or a complex duty cycle waveform. OUT pulse polarities are individually programmable. The output circuitry detects the counter state that would have been all bits zero in the absence of a reinitialization. That information is used to generate the selected waveform type. An optional output mode for Counters 1 and 2 overrides the normal output mode and provides a true OUT signal when the counter contents match the contents of an Alarm register.

DB0-DB7, DB8-DB15 (Data Bus, Input/Output)

The 16, bidirectional Data Bus lines are used for information exchanges with the host processor. HIGH on a Data Bus line corresponds to one and LOW corresponds to zero. These lines act as inputs when \overline{WR} and \overline{CS} are active and as outputs when \overline{RD} and \overline{CS} are active. When \overline{CS} is inactive, these pins are placed in a high-impedance state.

After power-up or reset, the data bus will be configured for 8-bit width and will use only DB0 through DB7. DB0 is the least significant and DB7 is the most significant bit position. The data bus may be reconfigured for 16-bit width by changing a control bit in the Master Mode register. This is accomplished by writing an 8-bit command into the low-order DB lines while holding the DB13-DB15 lines at a logic high level. Thereafter all 16 lines carr be used, with DB0 as the least significant and DB15 as the most significant bit position.

When operating in the 8-bit data bus environment, DB8-DB15 will never be driven active by the Am9513. DB8 through DB12 may optionally be used as additional Gate inputs (see Figure 6). If unused they should be held high. When pulled low, a GATENA signal will disable the action of the corresponding counter N gating. DB13-DB15 should be held high in 8-bit bus mode whenever CS and WR are simultaneously active.

CS (Chip Select, Input)

The active-low Chip Select input enables Read and Write operations on the data bus. When Chip Select is high, the Read and Write inputs are ignored. The first Chip Select signal after power-up is used to clear the power-on reset circuitry.

RD (Read, Input)

The active-low Read signal is conditioned by Chip Select and indicates that internal information is to be transferred to the data bus. The source will be determined by the port being addressed and, for Data Port reads, by the contents of the Data Pointer register. \overline{WR} and \overline{RD} should be mutually exclusive.

WR (Write, Input)

The active-low Write signal is conditioned by Chip Select and indicates that data bus information is to be transferred to an internal location. The destination will be determined by the port being addressed and, for Data Port writes, by the contents of the Data Pointer register. WR and \overline{RD} should be mutually exclusive.

C/D (Control/Data, Input)

The Control/Data signal selects source and destination locations for read and write operations on the data bus. Control Write operations load the Command register and the Data Pointer. Control Read operations output the Status register. Data Read and Data Write transfers communicate with all other internal registers. Indirect addressing at the data port is controlled internally by the Data Pointer register.

Signal	Abbreviation	Туре	Pins
+5 Volts	VCC	Power	1
Ground	VSS	Power	1
Crystal	X1, X2	VO. 1	2
Read	RD	Input	1
Write	WR	Input	1
Chip Select	CS	Input	1
Control/Data	C/D	Input	1
Source N	SRC	Input	5
Gate N	GATE	Input	5
Data Bus	DB	I I/O	16
Frequency Out	FOUT	Output	1
Out N	OUT	Output	5

Package	Data Bus Width (MM14)			
Pin	16 Bits	8 Bits		
12	DB0	DB0		
13	DB1	DB1		
14	DB2 🔿	DB2		
15	DB3	DB3		
16	DB4	DB4		
17	DB5	DB5		
18	DB6	DB6		
19	DB7	DB7		
20	DB8	GATE 1A		
22	DB9	GATE 2A		
23	DB10	GATE 3A		
24	DB11	GATE 4A		
25	- DB12	GATE 5A		
26	DB13	(VIH)		
27	DB14	(VIH)		
28	DB15	(VIH)		

Figure 5. Interface Signal Summary.

Figure 6. Data Bus Assignments.

JONAL DESCRIPTION

19513 block diagrams (Figures 2, 3 and 4) indicate the e signals and the basic flow of information. Internal control id the internal data bus have been omitted. The control a registers are all connected to a common internal 16-bit e external bus may be 8 or 16 bits wide; in the 8-bit mode rnal 16-bit information is multiplexed to the low order data s DB0 through DB7.

nal oscillator provides a convenient source of frequencies as counter inputs. The oscillator's frequency is controlled (1 and X2 interface pins by an external reactive network s a crystal. The oscillator output is divided by the Fre-Scaler to provide several sub-frequencies. One of the Irequencies (or one of ten input signals) may be selected put to the FOUT divider and then comes out of the chip at UT interface pin.

C is addressed by the external system as two locations: a port and a data port. The control port provides direct to the Status and Command registers, as well as allowing r to update the Data Pointer register. The data port is used nunicate with all other addressable internal locations. The ointer register controls the data port addressing.

the registers accessible through the data port are the Mode register and five Counter Mode registers, one for ounter. The Master Mode register controls the proable options that are not controlled by the Counter Mode s.

f the five general-purpose counters is 16 bits long and is indently controlled by its Counter Mode register. Through ister, a user can software select one of 16 sources as the r input, a variety of gating and repetition modes, up or counting in binary or BCD and active-high or active-low ind output polarities.

ated with each counter are a Load register and a Hold r, both accessible through the data port. The Load register I to automatically reload the counter to any predefined hus controlling the effective count period. The Hold regisised to save count values without disturbing the count s, permitting the host processor to read intermediate In addition, the Hold register may be used as a second register to generate a number of complex output rms.

counters have the same basic control logic and control rs. Counters 1 and 2 have additional Alarm registers and comparators associated with them, plus the extra logic necessary for operating in a 24-hour time-of-day mode. For real-time operation the time-of-day logic will accept 50Hz, 60Hz or 100Hz input frequencies.

Each general counter has a single dedicated output pin. It may be turned off when the output is not of interest or may be configured in a variety of ways to drive interrupt controllers, Darlington buffers, bus drivers, etc. The counter inputs, on the other hand, are specifically not dedicated to any given interface line. Considerable versatility is available for configuring both the input and the gating of individual counters. This not only permits dynamic reassignment of inputs under software control, but also allows multiple counters to use a single input, and allows a single gate pin to control more than one counter. Indeed, a single pin can be the gate for one counter and, at the same time, the count source for another.

A powerful command structure simplifies user interaction with the counters. A counter must be armed by one of the ARM commands before counting can commence. Once armed, the counting process may be further enabled or disabled using the hardware gating facilities. The ARM and DISARM commands permit software gating of the count process in some modes.

The LOAD command causes the counter to be reloaded with the value in either the associated Load register or the associated Hold register. It will often be used as a software retrigger or as counter initialization prior to active hardware gating.

The DISARM command disables further counting independent of any hardware gating. A disarmed counter may be reloaded using the LOAD command, may be incremented or decremented using the STEP command and may be read using the SAVE command. A count process may be resumed using an ARM command.

The SAVE command transfers the contents of a counter to its associated Hold register. This command will overwrite any previous Hold register contents. The SAVE command is designed to allow an accumulated count to be preserved so that it can be read by the host CPU at some later time.

Two combinations of the basic commands exist to either LOAD AND ARM or to DISARM AND SAVE any combination of counters. Additional commands are provided to: step an individual counter by one count; set and clear an output toggle; issue a software reset; clear and set special bits in the Master Mode register; and load the Data Pointer register.

CONTROL PORT REGISTERS

The STC is addressed by the external system as only two locaons: a Control port and a Data port. Transfers at the Control port C/\overline{D} = High) allow direct access to the command register when riting and the status register when reading. All other available iternal locations are accessed for both reading and writing via ne Data port (C/\overline{D} = Low). Data port transfers are executed to nd from the location currently addressed by the Data Pointer egister. Options available in the Master Mode register and the lata Pointer control structure allow several types of transfer equencing to be used. See Figure 7.

ransfers to and from the control port are always 8 bits wide. Each ccess to the Control port will transfer data between the Comnand register (writes) or Status register (reads) and Data Bus ins DB0-DB7, regardless of whether the Am9513 is in 8- or 16-bit us mode. When the Am9513 is in 8-bit bus mode, Data Bus pins)B13-DB15 should be held at a logic high whenever $\overline{\text{CS}}$ and $\overline{\text{WR}}$ ire both active.

Command Register

he Command register provides direct control over each of the ve general counters and controls access through the Data port y allowing the user to update the Data Pointer register. The Command Description" section of this data sheet explains the letailed operation of each command. A summary of all comnands appears in Figure 21. Six of the command types are used or direct software control of the counting process. Each of these ix commands contains a 5-bit S field. In a linear-select fashion, each bit in the S field corresponds to one of the five general counters (S1 = Counter 1, S2 = Counter 2, etc.). When an S bit is one, the specified operation is performed on the counter so lesignated; when an S bit is a zero, no operation occurs for the corresponding counter.

Jata Pointer Register

The 6-bit Data Pointer register is loaded by issuing the appropriate command through the control port to the Command regiser. As shown in Figure 7, the contents of the Data Pointer register are used to control the Data Port multiplexer, selecting which internal register is to be accessible through the Data Port. The Data Pointer consists of a 3-bit Group Pointer, a 2-bit Element Pointer and a 1-bit Byte Pointer, depicted in Figure 8. The Byte Pointer bit indicates which byte of a 16-bit register is to be transferred on the next access through the data port. Whenever the Data Pointer is loaded, the Byte Pointer bit is set to one, indicating a least-significant byte is expected. The Byte Pointer toggles following each 8-bit data transfer with an 8-bit data bus (MM13 = 0), or it always remains set with the 16-bit data bus option (MM13 = 1). The Element and Group pointers are used to select which internal register is to be accessible through the Data Port. Although the contents of the Element and Group Pointer in the Data Pointer register cannot be read by the host processor, the Byte Pointer is available as a bit in the Status register.

Random access to any available internal data location can be accomplished by simply loading the Data Pointer using the command shown in Figure 9 and then initiating a data read or data write. This procedure can be used at any time, regardless of the setting of the Data Pointer Control bit (MM14). When the 8-bit data bus configuration is being used (MM13 = 0), two bytes of data would normally be transferred following the issuing of the "Load Data Pointer" command.

To permit the host processor to rapidly access the various internal registers, automatic sequencing of the Data Pointer is provided. Sequencing is enabled by clearing Master Mode bit 14 (MM14) to zero. As shown in Figure 10, several types of sequencing are available depending on the data bus width being used and the initial Data Pointer value entered by command.

When E1 = 0 or E2 = 0 and G4, G2, G1 point to a Counter Group, the Data Pointer will proceed through the Element cycle. The Element field will automatically sequence through the three values 00, 01 and 10 starting with the value entered. When the transition from 10 to 00 occurs, the Group field will also be incremented by one. Note that the Element field in this case does not sequence to a value of 11. The Group field circulates only within the five Counter Group codes.

If E2, E1 = 11 and a Counter Group is selected, then only the Group field is sequenced. This is the Hold cycle. It allows the Hold registers to be sequentially accessed while bypassing the Mode and Load registers. The third type of sequencing is the Control




Figure 7. Am9513 Register Access.

High Accuracy, 100kHz and 1MHz Voltage to Frequency Converters

FEATURES

High Stabilit	y: 5ppm/°C max, Model 458L 15ppm/°C max, Model 460L
Low Nonline	earity: 100ppm max, Model 458
	150ppm max, Model 460
Versatility:	Differential Input Stage
· ·	Voltage and Current Inputs
	Floating Inputs: ±10V CMV
Wide Dynam	ic Range: 6 Decades, Model 460
TTL/DTL or	CMOS/HNIL Compatible Output

APPLICATIONS

Fast Analog-to-Digital Converter High Resolution Optical Data Link Ratiometric Measurements 2-Wire High Noise Immunity Digital Transmission Long Term Precision Integrator

GENERAL DESCRIPTION

Models 458 and 460 are high performance, differential input, voltage to frequency modular converters designed for analog to digital applications requiring accuracy and fast data conversion. Model 458 offers a 100kHz full scale frequency, guaranteed nonlinearity of $\pm 0.01\%$ maximum over five decades (1Hz to 100kHz) of operation and guaranteed low maximum gain drift in three model selections; model 458L: Sppm/°C max; model 458K: 10ppm/°C max; and model 458J: 20ppm/°C max. Model 460 offers a 1MHz full scale frequency, guaranteed maximum nonlinearity of $\pm 0.015\%$ over six decades (1Hz to 1MHz) of operation and guaranteed low maximum gain drift in three selections; model 460L: 15ppm/°C max; model 460K: 25ppm/°C max; and model 460J: 50ppm/°C max. Model 460L is the industries' first 1MHz V/F converter to offer 15ppm/°C maximum gain drift.

The differential input stage of models 458 and 460 provide the versatility of either direct interface to off-ground 0 to +11V input signals with common mode voltages (CMV) to \pm 10V, as well as ground referenced positive, 0 to +11V or negative, 0 to -11V signals. Both models also accept positive current signals: 0 to +0.5mA, model 458; 0 to +1mA, model 460 for current to frequency (1/F) applications.

The rated performance of both models 458 and 460 is achieved without the need for external components or adjustments. Optional adjustments are available for trimming full scale frequency and the input offset voltage.

WHERE TO USE MODELS 458 AND 460

The combination of low gain drift, low nonlinearity and the versatility of a differential input with both high speed (100kHz/1MHz) models, offer excellent solutions to a wide variety of demanding applications; in high speed remote data acquisition systems – two wire data transmission over long

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



wires; in 5½ digit DVM's – featuring high resolution A/D conversion, monotonic performance, no missing codes and high noise rejection; in strain gage bridge weighing applications – accurate ratiometric measurements over wide dynamic range.

DESIGN APPROACH - PRECISION CHARGE BALANCE Models 458 and 460 incorporate a superior charge balance design that result in high linearity and temperature stability see Figure 1. Both models accept unipolar, single-ended voltage or current input signals directly. By offsetting the input using the current terminal, models 458 and 460 will accept bipolar input voltages up to ±5V.




Figure 1. Block Diagram - Models 458, 460

P.O. Box 280; Norwood, Massachusetts 02062 U.S.A. Telex: 924491 Cables: ANALOG NORWOODMASS

- 56 -