

Gareth Bent

NATIONAL RADIO ASTRONOMY OBSERVATORY
Charlottesville, Virginia
VERY LARGE ARRAY PROJECT

SPECIFICATION NO.: A13500N3, Rev. B

NAME: Communications Between Digital Delay-Multiplier System and VLA Synchronous Computers

DATE: May 8, 1975

PREPARED BY: *Curtis M. Shalloway*

APPROVED BY: *A. O'Donnell*

DESCRIPTION:

All data between the Digital Delay-Multiplier System and the VLA Synchronous Computer (VLAC) will be controlled by a unit referred to as the System Controller (SC), which is the interface into and out of the Delay-Multiplier System. The only exceptions are monitored from the Samplers and, in the two antenna systems, one analog signal which is a combined total power signal. The exceptions will not be covered by this specification.

A block diagram of the communication system is shown in Figure 1. Two System Controllers (SC) are shown -- one for each 50 MHz system. In the prototype -- two antenna system -- there is only one SC, and all delays and multipliers are handled as though they were in the left polarization rack.

The System Controller CRT can be switched between the System Controller and Monty Computer. Thus the CRT can be used to communicate with the computer system in the same manner as other CRT's in the VLA. A CRT output of Monty Computer can also communicate directly with the SC. This connection is made whenever bit 2^2 (C) of the first word sent by Boss Computer to SC is a 1. This mode allows the on-line computer system to control the SC tests in the same manner that the SC's CRT terminal controls tests. The data input to the SC's CRT terminal controls tests. The data input to the SC's CRT input required for each test is listed in Table 6. Table 5 shows how Monty Computer could receive data back through its CRT input; however, this mode is not required by the on-line computer system since the same data is available to Core Computer via its connection to the SC. Table 7 is the format for Table 5.

To operate the SC in test mode, Boss Computer should send two complete sets of data as shown in Tables 2 and 4. In addition to delay data, the two sets should contain the following:

First Set of Data:

Word 0: A=1, B=1, C=1

Words 55: Multiplier Sets Desired During Test

Second Set of Data:

Word 0: A=0, B=0, C=1

DO NOT SEND WORDS 55 THRU 405. (55 thru 60 in case of prototype).

Each of the communication networks to the Core computers and from the Boss computer consists of three signals:

1. Clock - maximum of 5 MHz
2. Data
3. Ready Line

The inputs to Core Computers are double buffered and when one buffer is full and the second begins receiving data the Ready Line changes state to "Not Ready". The sending block continues to send to the end of the present word, then stops and waits for the line to go "Ready" again.

Each of the three lines are twisted pair coaxial cable (RG-22) which is driven and received differentially with ECL logic. The transmission system has been tested with 500 ft. of cable and operation was excellent with considerable safety margin.

Tables 1 through 4 list all data transmitted to and from the System Controller, excluding the CRT, as follows:

Table 1 - Final System	-SC to VLAC
Table 2 - Final System	-VLAC to SC
Table 3 - Two Antenna System	-SC to VLAC
Table 4 - Two Antenna System	-VLAC to SC

The following rules are to be observed:

1. No transmission of data from VLAC to SC is to occur during blanking time. Therefore during blanking time the ready line from SC to VLAC is held "not ready".
2. Data transmission from VLAC to SC can be absorbed at the maximum rate (5 MHz clock rate) by the SC.

3. The block of data (VLAC to SC) shown in Tables 2 and 4 must be sent complete between two adjacent blanking times. This includes the first block sent before an observation is begun.
 4. After a dump time, data from SC to VLAC may be taken at any rate and may extend across blanking times, but must be completed at least 2 microseconds prior to the beginning of the next dump time. Dump Time refers to the blanking time following completion of an integration period by the multipliers. Blanking time is referred to in the VLA system as "data invalid time" (1.603 ms).
 5. Format of data in both directions:

000000, P, D₂₃, D₂₂ D₁, D₀, 1

P = parity D_n = data D₀ = LSB D₂₃ = MSB l = start bit

Transmission is serial, starting at "1". A minimum of one clock time will exist between words. The clock from SC to VLAC will be continuous (5 MHz, 80 ns positive, 120 ns negative - negative going edge centered on data bit at transmitter). The clock from VLAC to SC same as above except discontinuous - 32 clock pulses per 32 bit data word. The data word length and number of clock pulses may be as short as 30, leaving off the last two zeros.

6. For each observation the VLAC will send a block of data between every set of blanking times, the first being before the blanking time which precedes the start of an observation (integration) and the last being before the blanking time which follows the end of the observation (integration).
 7. The relationships between when the different sets of data sent to the VLAC are obtained and to what they apply is shown in Figure 2.
 8. The delay data should never contain a delay value of less than 70 ns.
 9. Data in the tables which indicate errors - such as parity, overflow, etc. - are indicated thus:

NO ERROR = 0 ERROR = 1

FINAL SYSTEM \rightarrow V_{LAC} (CORE A & B)

FINAL SYSTEM → VAC (CORE A & B)

CORE INPUT

COMPUTER WORD NO.	BIT NUMBER	DESCRIPTION	SC-RAM ADDRESS
3096 / 1000000000000000	X ₁ X ₂ X ₃ X ₄ X ₅ X ₆ X ₇ X ₈ X ₉ X ₁₀ X ₁₁ X ₁₂	M ₄ -M ₆ =LEFT SIN INPUT MULTIPLEXER ADDRESS M ₄ -M ₆ =RIGHT SIN INPUT MULTIPLEXER ADDRESS M ₄ -M ₆ =LEFT COS INPUT MULTIPLEXER ADDRESS M ₄ -M ₆ =RIGHT COS INPUT MULTIPLEXER ADDRESS M ₄ -M ₆ =LEFT SIN OUTPUT MULTIPLEXER ADDRESS M ₄ -M ₆ =RIGHT SIN OUTPUT MULTIPLEXER ADDRESS M ₄ -M ₆ =LEFT COS OUTPUT MULTIPLEXER ADDRESS M ₄ -M ₆ =RIGHT COS OUTPUT MULTIPLEXER ADDRESS	6070 3128
NOTE: If T (in word nos. 3094 & 3095)=1 ALL EXCHANGE DATA BITS = 1. $X_1^{'}$'s ARE EXCHANGE DATA BITS FOR ANTENNA ASSOCIATED WITH INPUT MAX ADDRESS.	0000000000000000	S = SIN C = COS L=LSB M=MSB	
3103 / 1000000000000000	M ₄ M ₆ =LEFT SIN & COS OUTPUT MULTIPLEXER ADDRESS	6077 3135	
3104 / 10000000G F ₁ F ₀ E D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇ D ₈	SYSTEM MONITOR DATA D=12 BIT BINARY ABSOLUTE VALUE DATA E=1 OUT OF LIMITS E=0 WITHIN LIMITS D ₀ F ₀ F ₁ BINARY NUMBER INDICATES WHICH UNIT HAS BEEN EXECUTED	6100 3136	
G=0 POWER ON G=1 POWER OFF (down) RACK	00000000G F ₁ F ₀ E D ₁ -	S=NO-GO RESULTS FROM DELAY COMPUTER S=NO-GO & MSB S OR C=0=GO S OR C=L=NO-GO EVEN COMPUTER WORDS=LEFT WORD ODD=RIGHT	6177 3199
3167 / 1000000000000000	S=NO-GO & MSB S OR C=0=GO S OR C=L=NO-GO EVEN COMPUTER WORDS=LEFT WORD ODD=RIGHT	6200 3200	
3168 / 1000000000000000		6265 3253	
3222 / 1000000000000000	{ SPARE WORDS }	6266 3254	
3231 / 1000000000000000		6277 3263	
3232 / 1000000000000000	A ₈ -A ₀ = COMPUTER WORD NO. (STARTING AT 0) OF WORD(S) VLAC → SC WITH PARITY ERRORS B ₂ , B ₁ , B ₀ = BLANKING TIME IN WHICH ERROR OCCURRED - BINARY 1 THRU 6.	6300 3264	
	NOTE: A maximum of 64 errors can be indicated.		
3295 / 100000000C B ₂ B ₁ B ₀ A ₈ -	A ₀ = EACH NUMBER = 8 MULTIPLIERS C ₈ -C ₀ = MULTIPLIER SETS DESIRED BY VLAC.	6400 3328	
3296 / 10100000000000L C ₈ -	NOTE: 32 = 1 × 2 $33 = 1 \times 3$ $34 = 1 \times 4$ ETC. MAXIMUM OF 351 SETS OF CHANNELS	MAX: 4 7136 3678	
LAST WORD	L = 1 IN LAST WORD T ₈ -T ₀ = TIME IN TEN'S OF SECONDS TO END OF OBSERVATION - BINARY	7137 3679	
	NOTE: Four 1's in bit positions 29, 21, 22 & 23 indicate the last word of transmission.		

TABLE 1

REV. B 5/7/75 and AM. SHALLOWAY
REV. A 11/12/74 same 6-11-74

VLAC (BOSS)

FINAL SYSTEM → SYSTEM CONTROLLER

boss output

COMPUTER WORD NO.	BIT NUMBER
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	

0 0 0 1 0	D = 0 NO PARITY ERRORS
---	------------------------

NOTE: WORD NO. 1 = LEFT ANT. 1

WORD NO. 2 = RIGHT ANT. 1

WORD NO. 3 = LEFT ANT. 2

WORD NO. 4 = RIGHT ANT. 2

& ETC.

D₀ S₆ A D₃ D₂ D₁ D₀ D₉ D₈ D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ S₃ S₂ S₁ S₀

1 0 0 1 0 S₆ A D₃

54 0 0 1 0 S₆ A D₃

55 0 1 0 0 0 0 0 0 0 0 0 0 L C₈ C₇ C₆ C₅ C₄ C₃ C₂ C₁ C₀

Note: WORD NO. 1 = LEFT ANT. 1

WORD NO. 2 = RIGHT ANT. 1

WORD NO. 3 = LEFT ANT. 2

WORD NO. 4 = RIGHT ANT. 2

& ETC.

D₀ S₆ A D₃

54 0 0 1 0 S₆ A D₃

55 0 1 0 0 0 0 0 0 0 0 0 0 L C₈

MAX↑ 4 0 5 LAST WORD
LAST WORD
NOTE: COMPUTER WORDS 55 THRU 405 WILL BE
TRANSMITTED ONLY ON THE FIRST
TRANSMISSION BEFORE AN OBSERVATION
BEGINS.

CO L = 1 IN LAST WORD
T₈ - T₀ = TIME IN TENNS OF SECONDS TO END OF
OBSERVATION - BINARY





TABLE 2

REV. B 5/17/75 and A.M. SHALLOW
REV. A 1/12/74 and
6-11-74

PROTOTYPE (2 ANTENNA) SYSTEM SYSTEM CONTROLLER → VLAC (CORE A)

P.1 OF 5

CORE INPUT	B17	NUMBER
WORD NO.	23222120191817161514131211109876543210	
0	000G4L4H3L3H2L2H1L1S7S5S4P2P1P8FEDCBA	IGNORE Q-WILL ALTERNATE UNLESS VS BA0
1	00	N C- SPARE WORD
2	00	N C- SPARE WORD
3	00000D6D7D8D9D10D11D12D13D14D15D16D17D18	N C - THEORETICAL VALUE OF VS, D _o THERE IS ONLY ONE VS COUNTER IN D _o THE SYSTEM, THE OUTPUT OF THE COUNTER D _o IS SENT TO 4 INTEGRATORS, ALL OF WHICH D _o SHOULD HAVE THE SAME VALUE.
4	00PφSD18	ANTENNA USED IN SIX MULTIPLICATIONS (BINARY) ACCORDING TO FOLLOWING TABLE: 50MHz SYSTEM
5	00PφSSD8	A
6	00PφSSD8	B
7	00PφSSD8	A
8	00000000000000000000000000A4A3A2A1A0	B

NOTE: A₄-A₀ PROGRESSES ONE STEP EVERY DUMP TIME
FROM 1 TO 27, HOWEVER, 1 THRU 18 & 27
DO NOT PROVIDE ANY USEABLE DATA.

CORE ADDRESS	SC-RAM ADDRESS	DATA
0	0	0
1	1	1
2	2	2
3	3	3
4	4	4
5	5	5
6	6	6
7	7	7
8	8	8
9	9	9
10	0	0
11	1	1
12	2	2
13	3	3
14	4	4
15	5	5
16	6	6
17	7	7
18	8	8
19	9	9
20	0	0
21	1	1
22	2	2
23	3	3
24	4	4
25	5	5
26	6	6
27	7	7
28	8	8
29	9	9
30	0	0
31	1	1
32	2	2
33	3	3
34	4	4
35	5	5
36	6	6
37	7	7
38	8	8
39	9	9
40	0	0
41	1	1
42	2	2
43	3	3
44	4	4
45	5	5
46	6	6
47	7	7
48	8	8
49	9	9
50	0	0
51	1	1
52	2	2
53	3	3
54	4	4
55	5	5
56	6	6
57	7	7
58	8	8
59	9	9
60	0	0
61	1	1
62	2	2
63	3	3
64	4	4
65	5	5
66	6	6
67	7	7
68	8	8
69	9	9
70	0	0
71	1	1
72	2	2
73	3	3
74	4	4
75	5	5
76	6	6
77	7	7
78	8	8
79	9	9
80	0	0
81	1	1
82	2	2
83	3	3
84	4	4
85	5	5
86	6	6
87	7	7
88	8	8
89	9	9
90	0	0
91	1	1
92	2	2
93	3	3
94	4	4
95	5	5
96	6	6
97	7	7
98	8	8
99	9	9

MULTIPLIER 1	MULTIPLIER 2	COSINE TABLE ABOVE.
D ₁	D ₂	1/1
D ₃	D ₄	1/2
D ₅	D ₆	1/3
D ₇	D ₈	1/4
D ₉	D ₁₀	1/5
D ₁₁	D ₁₂	1/6
D ₁₃	D ₁₄	1/7
D ₁₅	D ₁₆	1/8

NOTE: NC = NO CHANGE FROM FINAL SYSTEM.
R = RIGHT L = LEFT

**PROTOTYPE (2 ANTENNA) SYSTEM
SYSTEM CONTROLLER → VLAC (CORE A)**

CORE INPUT

COMPUTER WORD NO. 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 / 6 0 1 P P S D₈ D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

3 1 0 1 P P S D₈
 3 2 1 0 P P S D₈

SC-RAM ADDRESS OCTAL/DECIMAL	P. 2 OF 5
A 20 16	DESCRIPTIVE
A 21	MULTIPLIERS
A 22	MULTIPLIERS
A 23	MULTIPLIERS
A 24	MULTIPLIERS
A 25	MULTIPLIERS
A 26	MULTIPLIERS
A 27	MULTIPLIERS
A 28	MULTIPLIERS
A 29	MULTIPLIERS
A 30	MULTIPLIERS
A 31	MULTIPLIERS
A 32	MULTIPLIERS
A 33	MULTIPLIERS
A 34	MULTIPLIERS
A 35	MULTIPLIERS
A 36	MULTIPLIERS
A 37	MULTIPLIERS
D ₀ 400 256	DESCRIPTIVE
D ₀ 401	MULTIPLIER SET 32
D ₀ 402	MULTIPLIER SET 32
D ₀ 403	MULTIPLIER SET 32
D ₀ 404	MULTIPLIER SET 32
D ₀ 405	MULTIPLIER SET 32
D ₀ 406	MULTIPLIER SET 32
D ₀ 407	MULTIPLIER SET 32
D ₀ 410	MULTIPLIER SET 33
D ₀ 411	MULTIPLIER SET 33
D ₀ 412	MULTIPLIER SET 33
D ₀ 413	MULTIPLIER SET 33
D ₀ 414	MULTIPLIER SET 33
D ₀ 415	MULTIPLIER SET 33
D ₀ 416	MULTIPLIER SET 33
D ₀ 417 271	MULTIPLIER SET 33

A
 50 MHz.
 SYSTEM

B
 50 MHz.
 SYSTEM

TABLE 3

REV. B 5/17/75 and
 REV. A 11/12/74 same
 A.M. SHALLOWAY
 6-19-74

PROTOTYPE (2 ANTENNA) SYSTEM SYSTEM CONTROLLER → VLAC (CORE A)

CORE INPUT

COMPUTER	BIT NUMBER	DESCRIPTION	SC-RAM ADDRESS	OCTAL DECODE
48	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	REDUNDANT	420 272	
59	10 P Ø S D ₆	MULTIPLIERS	421	
60	10 P Ø S D ₈	MULTIPLIERS	422	
65	10 P Ø S D ₆	REDUNDANT	423	
66	10 P Ø S D ₈	REDUNDANT	424	
76	10 P Ø S D ₈	REDUNDANT	425	
77	10 P Ø S D ₈	REDUNDANT	426	
80	10 P Ø S D ₈	REDUNDANT	427	
		S1N × C0S	430	
		MULTIPLIERS	431	
		S1N × C0S	432	
		MULTIPLIERS	433	283
		S1N × C0S	434	284
		MULTIPLIERS	435	
		S1N × C0S	436	
		MULTIPLIERS	437	
		S1N × C0S	438	
		MULTIPLIERS	439	289
		S1N × C0S	440	290
		MULTIPLIERS	441	291
		S1N × C0S	442	292
		MULTIPLIERS	443	
		S1N × C0S	444	
		MULTIPLIERS	445	
		S1N × C0S	446	
		MULTIPLIERS	447	
		S1N × C0S	448	
		MULTIPLIERS	449	
		S1N × C0S	450	
		MULTIPLIERS	451	
		S1N × C0S	452	
		MULTIPLIERS	453	
		S1N × C0S	454	300
		MULTIPLIERS	455	301
		S1N × C0S	456	
		MULTIPLIERS	457	
		S1N × C0S	460	304

NOTE: THIS MAY BE A "0"

✓

A, M, SHALLOWAY

6-19-74

**PROTOTYPE (2 ANTENNA) SYSTEM
SYSTEM CONTROLLER → VLAC (CORE A)**

CORE INPUT

► PROTOTYPE (2 ANTENNA) SYSTEM
► VLAC (BOSS) → SYSTEM CONTROLLER

Boss output

NOTE: COMPUTER WORDS 55 THRU 60 WILL BE
TRANSMITTED ONLY ON THE FIRST
TRANSMISSION BEFORE AN OBSERVATION BEGINS.

=MULTIPLIER SETS DESIRED BY VLS AC.
EACH NUMBER = 8 MULTIPLIERS,
SEE COMPUTER WORD NOS. 32 THRU 87
IN TABLE 3 FOR SET NUMBERS,
 $L = 1$ IN LAST WORD
-TIME TO END OF OBSERVATION

REV. B 5/7/75 and A.M. SHALLOWAY
REV. A 1/13/74 and C-19-74

TABLE A

TABLE 5

INSTRUCTIONS FOR CRT TERMINAL DATA DISPLAY

NOTES:

- A. In each instruction below, the first heading (e.g. DB 0000.7137) is used to display the desired information in octal and the second heading (e.g. DC 0000.7137) is used to display the information in decimal. If only one heading is shown, the information is available only in octal.
- B. At the end of each display instruction, the ENTER key must be depressed to transfer the instruction from the CRT to the SC. This function will appear on the CRT screen as a backwards letter L (e.g. DB 0000.7137L).
- C. Spaces within an instruction have no effect and may be used as desired for clarity (e.g. DB0000.7137 or DB 0000.7137).
- D. To continually update the data display, prefix the desired instruction by one of the following letters:

LETTER	UPDATE PERIOD
R	0.8 sec
S	1.6 sec
T	3.2 sec
U	6.4 sec
V	12.8 sec
W	25.6 sec
X	51.2 sec
Y	102.4 sec

For faster update periods, some displays will not have time to complete between updates depending on the length of the display and the baud rate.

- E. To stop an updating display (necessary before entering new instructions) use the DA instruction.
- F. Each instruction for displaying multiplier results (instructions 3 thru 6) contains one or more octal number XXXX which is a starting address for a group of 8 multiplier results. These may be interpreted in two ways:

XXXX = Octal number of starting RAM address

or if the least significant digit is taken as zero:

XXXX

→ = Octal number of multiplier set

INSTRUCTIONS FOR CRT TERMINAL DATA DISPLAY

TABLE 5 (continued)

INSTRUCTION	DATA TO BE DISPLAYED
1. DA	<u>STOP UPDATE and RESET DISPLAY LOGIC</u> (No data will be displayed by this instruction)
2. DB DC 0000.7137	<u>CONTROL and TIME WORDS</u>
3. DD DE XXXX	<u>MULTIPLIER RESULTS, SEQUENTIAL BEFORE Vs SUBTRACTION</u> (128 sequential multiplier results starting at SC Ram address XXXX) ↑ See Note F
4. DF DG XXXX. ... XXXX.1000	<u>MULTIPLIER RESULTS, GROUPS OF 8 BEFORE Vs SUBTRACTION</u> (Maximum of 16 groups, each group consisting of 8 sequential multiplier results starting at SC Ram address XXXX)
5. DH XXXX	<u>MULTIPLIER RESULTS, SEQUENTIAL AFTER Vs SUBTRACTION</u>
6. DI XXXX. ... XXXX.10000	<u>MULTIPLIER RESULTS, GROUPS OF 8 AFTER Vs SUBTRACTION</u>
7. DL DM 6000	<u>DELAY and DISABLE DATA EXCHANGE DATA AND MUX ADDRESSES</u> (54 delay words; 2 test delay words; left and right exchange data in the order CM, CL, SM, SL; input and output mux addresses)
8. DN DO 6100	<u>SYSTEM MONITOR DATA</u> (64 words)
9. DP 6200	<u>GO/NO GO DATA</u> (Delay Line Self Test Results 54 words = 216 delay lines)
10. DQ XXXX	<u>RAM DATA SET</u> (8 sequential words starting at Ram octal address XXXX, bits 0 thru 21 displayed in octal)
11. DR DS 6300	<u>PARITY ERROR ADDRESSES</u> (64 words, contains computer word number for parity error and the BT in which it occurred BOSS computer to SC)
12. DT DU 6400	<u>ADDRESSES OF MULTIPLIERS REQUESTED</u> (Maximum of 351 words, each representing one multiplier set requested by VLAC)

TABLE 6

INSTRUCTIONS FOR CRT TERMINAL DATA ENTRY

NOTES:

- A. All numbers indicated by X are in octal.
- B. At the end of each entry instruction, the ENTER key must be depressed to transfer the instruction from the CRT to the SC. This function will appear on the CRT screen as a backwards letter L (e.g. EE XXJ).
- C. Spaces within an instruction have no effect and may be used as desired for clarity (e.g. EXX or EE XX).
- D. The following table gives the delay word number for each of the eight prototype delay words and the corresponding multiplexer address that tests the associated delay lines:

DELAY WORD NUMBER		DELAY		MULTIPLEXER ADDRESS	
Decimal	Octal	Ant. No.	50 MHz System	Decimal	Octal
37	45	1R	A	19	23
39	47	1R	B	20	24
41	51	2R	A	21	25
43	53	2R	B	22	26
45	55	1L	A	23	27
47	57	1L	B	24	30
49	61	2L	A	25	31
51	63	2L	B	26	32

- E. The following table gives the GO/NO GO logic tests for mux addresses 0 and 28-31.

MUX ADR	INPUT MUX DATA	OUTPUT MUX DATA	GO/NO GO RESULTS
0	0	0	GO
28	1	1	GO
29	0	1	NO GO
30	1	0	NO GO
31	Random Data	Random Data	NO GO

INSTRUCTIONS FOR CRT TERMINAL DATA ENTRY

TABLE 6 (continued)




1. EA XXXX	<u>CONTROL WORD</u>
 <ul style="list-style-type: none"> Observation/Test Status: Bits CBA (see Table 2) Parity Error Status = Bits FED (see Table 2) 1 thru 6 = 50ms thru 300ms Dump Period = Bits $P_2 P_1 P_0$ (see Table 2) 1 = Disable Neg Sampler 2 = Disable Pos Sampler 3 = Both: Bits $S_7 S_5 S_4$ (see Table 2) 	
2. EB X XXXXX XX	<u>DELAY DATA, SAME TO ALL DELAY CONTROLS</u>
 <ul style="list-style-type: none"> Sampler delay in 625 picosecond steps Delay Line Delay in 10 nanosecond steps 0 = Normal 1 = Delay Line Disable 2 = Sampler Invert 3 = Both 	
3. EC X XXXXX XX.X XXXXX XX	<u>DELAY DATA DIFFERENT TO EACH DELAY CONTROL</u>
 <p>54 delay words each as in EB</p>	
4. ED XX.X XXXXX XX	<u>DELAY DATA TO ONE DELAY CONTROL</u>
 <ul style="list-style-type: none"> Same as in EB Octal delay word number (In decimal 1 = 1L 53 = 27L 2 = 1R 54 = 27R See Note D for prototype) 	
5. EE XX	<u>HOLD MUX ADDRESSES</u>
 <ul style="list-style-type: none"> Octal mux address to hold (In decimal 1 = Ant 1 27 = Ant 27 0 and 28-31 = Tests of GO/NO GO Logic) See Note E. 	
6. EF XXXX	<u>EXCHANGE DELAY LINE(S) AT ONE MUX ADR</u>
 <ul style="list-style-type: none"> Octal mux adr to hold Exchange data 1 = SL 2 = SM 3 = Both Exchange data 1 = CL 2 = CM 3 = Both 	
7a. EG 3317	<u>MULTIPLIER TEST-RANDOM NOISE GENERATOR</u> (All multiplier terminated inputs receive the same data pattern and all bridging inputs receive the same data pattern but different from the terminated inputs)
7b. EG XXXX7317	<u>MULTIPLIER TEST-STATIC PATTERN</u> (As above except the inputs receive static data determined by XXXX.)

TABLE 6 (continued)

8. EH XX	<u>DELAY LINE TEST-HOLD MUX ADR</u> <u>SHORT PATTERN</u>
	Octal mux address to hold
9. EI XX	<u>DELAY LINE TEST-ROTATE MUX ADR</u> <u>SHORT PATTERN</u>
	(One complete cycle = 20 seconds for DT = 50ms)
10. EJ XX	<u>DELAY LINE TEST-HOLD MUX ADR</u> <u>LONG PATTERN</u>
	Octal mux address to hold
11. EK XX	<u>DELAY LINE TEST-ROTATE MUX ADR</u> <u>LONG PATTERN</u>
	(One complete cycle = 5.7 min. for DT = 50ms)
12. EL	<u>RESET FROM COMPUTER</u> (Left GO/NO GO and Exchange Data)
13. EM	<u>RESET FROM COMPUTER</u> (Right GO/NO GO and Exchange Data)
14. EQ	<u>RESET TEST INSTRUCTIONS 5 THRU 11</u> (Resets storage flip flops F13 thru F17 on L31 but does not reset the TEST indicator)
15. ER	<u>RESET ALL TESTS</u> (Same as EQ but also resets the TEST indicator)

TABLE 7
CRT DISPLAY FORMATS

NOTES:

1. The following table is intended to aid the user of the System Controller CRT to interpret the displayed information. This table is intended to be used along with Tables 1-6 to provide a complete users description of the display functions available.
2. For each type display instruction an example display or partial display is shown, and where appropriate, the associated 24 bit computer word is shown to indicate which bits of the word are represented by each character displayed on the CRT screen.
3. If certain conditions are present in the displayed information, the associated character is displayed on the CRT screen as a reverse flashing character. In the display examples these characters are shown with an underline. For certain test conditions that are not errors, the associated display character appears on the screen as a reverse character but without flashing.

EXAMPLES: 2 indicates error condition

2* indicates test condition

DISPLAY EXAMPLES

1. CONTROL and TIME WORDS

Octal

DB 0000 .7137
1 2 2 2 2 * 6 2 5

7777 (tens of seconds)

Decimal

DC 0000 .7137

1 2 2 2 2 * 6 2 5

5110 SEC

2. MULTIPLIER RESULTS

Octal

DD XXXX (seq. before V_S)

DH XXXX (seq. after V_S)

DF XXXX.10000 · (non-seq. before V_S)

DI XXXX.10000 (non seq. after V_S)

7 17777777 ←8 per line→ 7 17777777


Decimal

DE XXXX (seq. before V_S)


DG XXXX.10000 (non-seq. before V_S)

6 524287 ←8 per line→ 6 524287


Control Word Only



Multiplier Result



Multiplier Result



NOTE: The sign bit should always be 0 before V_S .

3. DELAY VALUES and EXCHANGE DATA

Delay Word

The diagram illustrates the timing sequence for the DL 6000 device. It shows the following signals over time:

- Octal Data:** The data bus is labeled 1100S₆AD₁₃D₁₂D₁₁D₁₀D₉D₈D₇D₆D₅D₄D₃D₂D₁D₀S₃S₂S₁S₀. The first four bits (S₆ to D₁) are shown as a single pulse, while the remaining seven bits (D₀ to S₀) are shown sequentially.
- Strobes:** There are two strobe signals: a **ECL Strobe** (represented by a square wave) and a **TTL Strobe** (represented by a rectangular pulse). Both strobes are aligned with the data transitions.
- Address Lines:** Address lines 14 and 15 are shown as dashed lines labeled **LEFT** and **RIGHT** respectively. Line 14 is labeled **Line 14 = 27 left 27 right**, and Line 15 is labeled **Line 15 = 1 left 1 right**.
- Test Delay:** A legend indicates that the horizontal scale represents time, with **14 Lines Total** and **14 Lines per line** both spanning 17 units of time. The **Test** signal is shown as a pulse starting at the 17th unit of time. The **Delay** signal is shown as a pulse starting at the 33rd unit of time.
- MOS Types:** The legend identifies the line types: **Variable Delay MOS** (solid line), **Bulk MOS** (dashed line), and **ECL Strobes** (square wave).

<u>Decimal</u>		<u>Delay Word</u>				<u>Exchange Data</u>			
LEFT	RIGHT	CM	CL	SM	SL	Sin	Input	Mux	Adr
1 1 1 1 37	1 1 1 1 37	37	37	37	37	Cos	Input	Mux	Adr
1 1 1 1 37	1 1 1 1 37	37	37	37	37	Sin	Output	Mux	Adr
1 1 1 1 37	1 1 1 1 37	37	37	37	37	Cos	Output	Mux	Adr

<u>Exchange Data</u>	Same as for octal
<u>LEFT</u>	<u>RIGHT</u>
<u>1 1 1 1</u>	<u>1 1 1 1</u>
31	31
31	31
31	31

4. SYSTEM MONITOR MEASUREMENTS (2 ANT PROTOTYPE)

	DN 6100	(octal)	DO 6100	(decimal)	1	2	3	4	5	6	7	8	Out of Spec Code:
1.	$\frac{0}{(+5 \text{ SC})} 2500^*$	$\frac{0}{(+5 \text{ D/M})} 2500^*$	$\frac{0}{(-5.2 \text{ D/M})}$	$\frac{0}{(-5.2 \text{ SC})}$	$\frac{0}{2600^*}$	$\frac{0}{(-5.2 \text{ D/M})}$	$\frac{0}{(-5.2 \text{ SC})}$	$\frac{0}{2600^*}$	$\frac{0}{(-12 \text{ D/M})}$	$\frac{0}{(-12 \text{ SC})}$	$\frac{0}{1200}$	$\frac{0}{(+28 \text{ D/M})}$	0 = In spec 3 = Emergency Low
2.	$\frac{0}{(+15 \text{ SC})} 1500$	$\frac{0}{(-15 \text{ SC})} 1500$	$\frac{0}{(-9 \text{ SC})}$	$\frac{0}{900}$	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	5 = High 7 = Low
3.	$\frac{0}{(02V \text{ D/M})} 1000^*$	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}
4.	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	For an Emergency High condition in either the SC or D/M rack, the D/M rack will be automatically powered down and all error codes will contain either an 8 or 9 or a punctuation character.
5.	$\frac{0}{(\text{Mult CLK})} 750^*$	$\frac{0}{(\text{DIY CLK})} 750^*$	$\frac{0}{(\text{Cont A CLK})}$	$\underline{750^*}$	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	
6.	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	
7.	$\frac{0}{(\text{SC Temp})} 1100^*$	$\frac{0}{(\text{SC Temp})} 1100^*$	$\frac{0}{(\text{D/M Temp})}$	$\underline{1100^*}$	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	
8.	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	$\underline{0}$	\underline{XXXX}	

NOTES:

- The nominal measurement is shown above in decimal. For octal display, only the measurement is in octal.
- Measurements marked * must be doubled to obtain the value.
- The user must enter the decimal point mentally.
- Clock measurements are of the peak value of the sinewave 100 MHz clock.
- SC = System Controller Rack D/M = Delay-Multiplier Rack.
- XXXX = Inputs not used in 2 Ant Prototype and spare inputs. These are not all zero on the display.
- Full range temperature = 81.90°C.

5. GO/NO GO RESULTS

DP 6200 (octal only)

RIGHT

COS	SIN	COS	SIN
M	L	M	L
$\frac{1}{2}$	$\frac{\sqrt{3}}{2}$	$\frac{1}{2}$	$\frac{\sqrt{3}}{2}$
1	1	1	1

\rightarrow 4 sets per line →

9 Lines Total: Line 1 = 1 left 1 right 2 left 2 right 3 left 3 right
Line 9 = 25 left 25 right 26 left 26 right 27 left 27 right

6. RAM DATA SET

DO XXXX (actual only)

1777777

卷之三

7. PARITY ERROR ADDRESSES

DR 6300 (octal)

DS 6300 (decimal)

Computer Word Bits:

177777777
→ Montefiori

8. ADDRESSES OF MULTIPLIERS REQUESTED

DT 6400 (octal)
DU 6400 (decimal)

Multiplier set number requested by BOSS Computer
(decimal set numbers are 32 thru 382)

677 +16 per line max+ 677

22 lines total maximum
351 total addresses maximum





FIGURE I
COMMUNICATIONS SYSTEM BETWEEN SYSTEM
CONTROLLER AND VLA SYNCHRONOUS COMPUTERS

↓ START OF OBSERVATION

DUMP TIMES →



DATA OBTAINED BY SC AT THIS TIME
DATA APPLIES TO THIS TIME

DATA SET SENT
TO VLAC AT H

DELAY
SYSTEM MONITOR

G	H	IF AN "out of spec" condition is detected AT B, C, D, E OR THE FIRST ONE DETECTED will replace G IN BOTH COLUMNS AT LEFT.	
J→G	B→G	ALL GO/NO-GO'S ARE ORDERED INTO MEMORY UNTIL RESET.	
B→G	B→G	ALL BAD PARITY ADDRESSES (UP TO 64) ARE STORED IN MEMORY & RESET EVERY DT.	
A		APPLIES TO ALL DATA FROM B TO END OF OBSERVATION	
G	O		
O	B→G		
B→G	O		
O	H→	DELAY LINE(s) CONTINUE TO BE EXCHANGED WITH RESET.	

NOTES

SC TO VLAC DATA RELATIONSHIPS