

Gareth Hunt

NATIONAL RADIO ASTRONOMY OBSERVATORY
Charlottesville, Virginia
VERY LARGE ARRAY PROJECT

SPECIFICATION NO.: A13500N3, Rev. B

NAME: Communications Between Digital Delay-Multiplier System and VLA
Synchronous Computers

DATE: May 8, 1975

PREPARED BY: *Arthur M. Shalloway*

APPROVED BY: *[Signature]*

DESCRIPTION:

All data between the Digital Delay-Multiplier System and the VLA Synchronous Computer (VLAC) will be controlled by a unit referred to as the System Controller (SC), which is the interface into and out of the Delay-Multiplier System. The only exceptions are monitored from the Samplers and, in the two antenna systems, one analog signal which is a combined total power signal. The exceptions will not be covered by this specification.

A block diagram of the communication system is shown in Figure 1. Two System Controllers (SC) are shown -- one for each 50 MHz system. In the prototype -- two antenna system -- there is only one SC, and all delays and multipliers are handled as though they were in the left polarization rack.

The System Controller CRT can be switched between the System Controller and Monty Computer. Thus the CRT can be used to communicate with the computer system in the same manner as other CRT's in the VLA. A CRT output of Monty Computer can also communicate directly with the SC. This connection is made whenever bit 2^2 (C) of the first word sent by Boss Computer to SC is a 1. This mode allows the on-line computer system to control the SC tests in the same manner that the SC's CRT terminal controls tests. The data input to the SC's CRT terminal controls tests. The data input to the SC's CRT input required for each test is listed in Table 6. Table 5 shows how Monty Computer could receive data back through its CRT input; however, this mode is not required by the on-line computer system since the same data is available to Core Computer via its connection to the SC. Table 7 is the format for Table 5.

To operate the SC in test mode, Boss Computer should send two complete sets of data as shown in Tables 2 and 4. In addition to delay data, the two sets should contain the following:

First Set of Data:

Word 0: A=1, B=1, C=1

Words 55: Multiplier Sets Desired During Test

Second Set of Data:

Word 0: A=0, B=0, C=1

DO NOT SEND WORDS 55 THRU 405. (55 thru 60 in case of prototype).

Each of the communication networks to the Core computers and from the Boss computer consists of three signals:

1. Clock - maximum of 5 MHz
2. Data
3. Ready Line

The inputs to Core Computers are double buffered and when one buffer is full and the second begins receiving data the Ready Line changes state to "Not Ready". The sending block continues to send to the end of the present word, then stops and waits for the line to go "Ready" again.

Each of the three lines are twisted pair coaxial cable (RG-22) which is driven and received differentially with ECL logic. The transmission system has been tested with 500 ft. of cable and operation was excellent with considerable safety margin.

Tables 1 through 4 list all data transmitted to and from the System Controller, excluding the CRT, as follows:

Table 1 - Final System	-SC to VLAC
Table 2 - Final System	-VLAC to SC
Table 3 - Two Antenna System	-SC to VLAC
Table 4 - Two Antenna System	-VLAC to SC

The following rules are to be observed:

1. No transmission of data from VLAC to SC is to occur during blanking time. Therefore during blanking time the ready line from SC to VLAC is held "not ready".
2. Data transmission from VLAC to SC can be absorbed at the maximum rate (5 MHz clock rate) by the SC.

3. The block of data (VLAC to SC) shown in Tables 2 and 4 must be sent complete between two adjacent blanking times. This includes the first block sent before an observation is begun.
4. After a dump time, data from SC to VLAC may be taken at any rate and may extend across blanking times, but must be completed at least 2 microseconds prior to the beginning of the next dump time. Dump Time refers to the blanking time following completion of an integration period by the multipliers. Blanking time is referred to in the VLA system as "data invalid time" (1.603 ms).
5. Format of data in both directions:

000000,P,D₂₃,D₂₂ D₁,D₀,1

P = parity D_n = data D₀ = LSB D₂₃ = MSB 1 = start bit

Transmission is serial, starting at "1". A minimum of one clock time will exist between words. The clock from SC to VLAC will be continuous (5 MHz, 80 ns positive, 120 ns negative - negative going edge centered on data bit at transmitter). The clock from VLAC to SC same as above except discontinuous - 32 clock pulses per 32 bit data word. The data word length and number of clock pulses may be as short as 30, leaving off the last two zeros.

6. For each observation the VLAC will send a block of data between every set of blanking times, the first being before the blanking time which precedes the start of an observation (integration) and the last being before the blanking time which follows the end of the observation (integration).
7. The relationships between when the different sets of data sent to the VLAC are obtained and to what they apply is shown in Figure 2.
8. The delay data should never contain a delay value of less than 70 ns.
9. Data in the tables which indicate errors - such as parity, overflow, etc. - are indicated thus:

NO ERROR = 0 ERROR = 1

FINAL SYSTEM

SYSTEM CONTROLLER → VLAC (CORE A & B)

P.2 OF 3

CORE INPUT COMPUTER	WORD NO.	BIT	NUMBER	DESCRIPTION	SC - RAM ADDRESS
16	01P	18	10	1RS x 1RS	20
17	01P	18	11	1RS x 1RS	21
18	01P	18	12	1LS x 1LS	22
19	01P	18	13	1LS x 1LS	23
20	01P	18	14	1RC x 1RC	24
21	01P	18	15	1RC x 1RC	25
22	01P	18	16	1LC x 1LC	26
23	01P	18	17	1LC x 1LC	27
24	01P	18	18	2RS x 2RS	30
23	10P	18	19	27LC x 27LC	347
23	10P	18	20	1RS x 2RS	400
23	10P	18	21	1RS x 2RC	401
23	10P	18	22	1LS x 2LS	402
23	10P	18	23	1LS x 2LC	403
23	10P	18	24	1RC x 2LC	404
23	10P	18	25	1RC x 2LS	405
23	10P	18	26	1LC x 2RC	406
23	10P	18	27	1LC x 2RS	407
24	10P	18	28	1RS x 3RS	410
30	10P	18	29	26LC x 27RS	5767
30	1100	18	30	D ₀ -D ₆ =DELAY-10ns RESOLUTION - BINARY	6000
				S ₃ -S ₀ =DELAY-625ps RESOLUTION - BINARY	
				S ₆ =0 NON-INVERT { SAMPLER INVERT	
				S ₆ =1 INVERT SIGNAL	
				A=0 ENABLE DELAY LINE OUTPUT	
				A=1 DISABLE DELAY LINE OUTPUT	
				D _B -D ₀ =LEFT TEST DELAY LINE DELAY	
				D _R -D ₀ =RIGHT TEST DELAY LINE DELAY	

TABLE 1

REV. B 5/7/75 and A.M. SHALLOWAY
 REV. A 11/2/74 and 6-11-74

VLAC (BOSS)

SYSTEM CONTROLLER

P. 1 OF 1

BOSS OUTPUT

COMPUTER WORD No.	BIT NUMBER	DESCRIPTION
0	23-31	RESERVED
	18-22	D & E = 0 NO PARITY ERRORS
	13-17	D = 1 PARITY ERRORS CONTINUE TO OBSERVE
	8-12	E = 1 PARITY ERRORS STOP OBSERVATION AND REPAIR.
	3-7	F = SPARE BIT - ALWAYS = 0
1	0-2	S ₇ - SPARE SAMPLER BIT - ALWAYS = 0
	3-4	S ₅ S ₄ = SAMPLER TEST CODE
	5-6	S ₄ = DISABLE NEGATIVE SAMPLER
	7-8	S ₅ = DISABLE POSITIVE SAMPLER
	9-12	COMPUTER THROUGH CRT TERMINAL INPUT.
	13-17	P ₂ P ₁ P ₀ = DUMP PERIOD - BINARY NUMBER 1 = 50; 2 = 100; 3 = 150; 4 = 200; 5 = 250; 6 = 300 ms.
	18-22	A = 0 INITIATION DATA - AT START OF OBSERVATION
	23-24	A = 1 STOP OBSERVATION ON NEXT BT.
	25-26	B = 0 START OR CONTINUE OBS. ON NEXT BT.
	27-28	B = 1 COMPUTER TEST-CONTROLLED BY MONTY
	29-31	C = 1
54	0-2	S ₀ - S ₂ = DELAY-10ns RESOLUTION - BINARY
	3-5	S ₃ - S ₅ = DELAY-625ps RESOLUTION - BINARY
	6-7	S ₆ = 0 NON-INVERT
	8-9	S ₆ = 1 INVERT
	10-11	A = 0 ENABLE DELAY LINE OUTPUT
	12-13	A = 1 DISABLE DELAY LINE OUTPUT
55	0-7	C ₈ - C ₀ = MULTIPLIER SETS DESIRED BY VLAC
	8-11	EACH NUMBER = 8 MULTIPLIERS.
	12-15	NOTE: 32 = 1x2 33 = 1x3 34 = 1x4 ETC.
	16-17	MAXIMUM OF 351 SETS OF CHANNELS.
	18-19	L = 1 IN LAST WORD
MAX LAST WORD	20-23	T ₈ - T ₀ = TIME IN TENS OF SECONDS TO END OF OBSERVATION - BINARY.

NOTE: COMPUTER WORDS 55 THRU 405 WILL BE TRANSMITTED ONLY ON THE FIRST TRANSMISSION BEFORE AN OBSERVATION BEGINS.

REV. B 5/7/75
REV. A 1/12/74

TABLE 2

A.M. SHALLOWAY
6-11-74

PROTOTYPE (2 ANTENNA) SYSTEM
 SYSTEM CONTROLLER → VLAC (CORE A)

P.4 OF 5

COMPUTER WORD NO.	BIT NUMBER	DESCRIPTION	SC-RAM ADDRESS
88	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	DESCRIPTION NC - DELAY LINE DATA	6000 3072
	NOTE: ORDER OF DELAYS IS AS FOLLOWS: WORD NO. ANT. NO. 50MHZ. SYSTEM		
	1 2 4 1 R	A	
	1 2 6 1 R	B	
	1 2 8 2 R	A	
	1 3 0 2 R	B	
	1 3 2 1 L	A	
	1 3 4 1 L	B	
	1 3 6 2 L	A	
	1 3 8 2 L	B	
	NOTE: ALL WORDS NOT LISTED ARE SPARE WORDS.		
141	1 1 0	TEST DELAY LINE	6065 3125
142	1 1 0 0 A ₁₃ D ₁₂ D ₁₁ D ₁₀ D ₉ D ₈ D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ T T T T	SPARE DELAY WORD	6066 3126
143	1 1 0	M ₄ -M ₀ =SIN INPUT MULTIPLEXER ADDRESS	6067 3127
144	1 1 0	SPARE MULTIPLEXER WORD	6070 3128
	NOTE: IF T (IN WORD NO, 281)=1, ALL EX- CHANGE DATA BITS=1. X _{1/2} ARE EXCHANGE		
		M ₄ -M ₀ =COS INPUT MULTIPLEXER ADDRESS	
		SPARE MULTIPLEXER WORD	
		M ₄ -M ₀ =SIN OUTPUT MULTIPLEXER ADDRESS	
		SPARE MULTIPLEXER WORD	
		M ₄ -M ₀ =COS OUTPUT MULTIPLEXER ADDRESS	
		SPARE MULTIPLEXER WORD	
151	1 1 0	SPARE MULTIPLEXER WORD	6077 3135
152	1 1 0	NC - SYSTEM MONITOR DATA	6100 3136
215	1 1 0		6177 3199

REV. B 5/7/75 *am*
 REV. A 11/12/74 *am*
 A.M. SHALLOWAY
 C-19-74

TABLE 3

PROTOTYPE (2 ANTENNA) SYSTEM
 SYSTEM CONTROLLER → VLAC (CORE A)

P.5 OF 5

CORE INPUT COMPUTER WORD No.	BIT NUMBER 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	DESCRIPTION	SC-RAM ADDRESS	
			OCTAL	DECIMAL
216	11000000000000000000000000000000	GO/NO-GO RESULTS FROM DELAY COMPARATOR S = SIN-L&MSB C = COS-L&MSB S OR C = 0 = GO S OR C = 1 = NO-GO CONSIDER THESE WORDS NUMBERED FROM 1 TO 54. THE GO/NO-GO ARE ASSOCIATED WITH ANT. AS FOLLOWS:	6200	3200
		WORD No. ANT. No. 50 MHz SYSTEM		
	252	1 R		
	254	1 R		
	256	2 R		
	258	2 R		
	260	1 L		
	262	1 L		
	264	2 L		
	266	2 L		
262	11000000000000000000000000000000	ALL OTHER WORDS PROVIDE NO USEFUL DATA)	6265	3253
263	11000000000000000000000000000000	AND NORMALLY ARE ZERO	6266	3254
279	11000000000000000000000000000000		6277	3263
280	11000000000000000000000000000000	N.C. - PARITY ERROR ADDRESSES.	6300	3264
343	11000000000000000000000000000000		6377	3327
344	11010000000000000000000000000000	C5-C6 = MULTIPLIER SET DESIRED BY VLAC. EXHA NUMBER = 8 MULTIPLIERS. SEE COMPLETE WORD NOS. 32 THRU 87 FOR SET NUMBERS. L = 1 IN LAST WORD.	6400	3328
MAX ↓			MAX ↓	MAX ↓
350	11010000000000000000000000000000		6406	3334
LAST WORD	11110000000000000000000000000000	N.C. - TIME TO END OF OBSERVATION.	7137	3679
		NOTE: Four 1's in bit positions 20, 21, 22, & 23 indicate the last word of transmission.		

PROTOTYPE (2 ANTENNA) SYSTEM
VLAC (BOSS) → SYSTEM CONTROLLER

COMPUTER WORD NO.	BIT NUMBER	DESCRIPTION
0	23-22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	N.C. - CONTROL WORD
1	0 0 0 1 0 S ₆ A ₁₃ D ₁₁ D ₁₀ D ₉ D ₈ D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀ S ₃ S ₂ S ₁ S ₀	N.G. - DELAY LINE DELAY
NOTE: ORDER OF DELAYS IS AS FOLLOWS; 50 MHz SYSTEM		
Word No.	ANT. NO.	
37	1 R	A
39	1 R	B
41	2 R	A
43	2 R	B
45	1 L	A
47	1 L	B
49	2 L	A
51	2 L	B
NOTE: ALL WORDS NOT LISTED ARE SPARE WORDS		
54	0 0 1 0	
55	0 1 0 0 0 0 0 0 0 0 0 0 0 0 L C ₈ C ₇ C ₆ C ₅ C ₄ C ₃ C ₂ C ₁ C ₀	C ₈ -C ₀ = MULTIPLIER SETS DESIRED BY VLAC. EACH NUMBER = 8 MULTIPLIERS. SEE COMPUTER WORD NOS. 32 THRU 87 IN TABLE 3 FOR SET NUMBERS, L=1 IN LAST WORD.
MAX ↓		
60	0 1 0 0 0 0 0 0 0 0 0 0 0 0 L C ₈	
LAST WORD	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 T ₈ T ₇ T ₆ T ₅ T ₄ T ₃ T ₂ T ₁ T ₀	N.C. - TIME TO END OF OBSERVATION
NOTE: COMPUTER WORDS 55 THRU 60 WILL BE TRANSMITTED ONLY ON THE FIRST TRANSMISSION BEFORE AN OBSERVATION BEGINS.		

REV. B 5/7/75
REV. A 11/12/74

A.M. SHALLOWAY
6-19-74

TABLE 4

INSTRUCTIONS FOR CRT TERMINAL DATA DISPLAY

NOTES:

- A. In each instruction below, the first heading (e.g. DB 0000.7137) is used to display the desired information in octal and the second heading (e.g. DC 0000.7137) is used to display the information in decimal. If only one heading is shown, the information is available only in octal.
- B. At the end of each display instruction, the ENTER key must be depressed to transfer the instruction from the CRT to the SC. This function will appear on the CRT screen as a backwards letter L (e.g. DB 0000.7137J).
- C. Spaces within an instruction have no effect and may be used as desired for clarity (e.g. DB0000.7137 or DB 0000.7137).
- D. To continually update the data display, prefix the desired instruction by one of the following letters:

LETTER	UPDATE PERIOD
R	0.8 sec
S	1.6 sec
T	3.2 sec
U	6.4 sec
V	12.8 sec
W	25.6 sec
X	51.2 sec
Y	102.4 sec

For faster update periods, some displays will not have time to complete between updates depending on the length of the display and the baud rate.

- E. To stop an updating display (necessary before entering new instructions) use the DA instruction.
- F. Each instruction for displaying multiplier results (instructions 3 thru 6) contains one or more octal number XXXX which is a starting address for a group of 8 multiplier results. These may be interpreted in two ways:

XXXX = Octal number of starting RAM address

or if the least significant digit is taken as zero:

XXX0

└───> = Octal number of multiplier set

TABLE 5 (continued)

INSTRUCTION	DATA TO BE DISPLAYED
1. DA	<u>STOP UPDATE and RESET DISPLAY LOGIC</u> (No data will be displayed by this instruction)
2. DB DC 0000.7137	<u>CONTROL and TIME WORDS</u>
3. DD DE XXXX	<u>MULTIPLIER RESULTS, SEQUENTIAL BEFORE Vs SUBTRACTION</u> (128 sequential multiplier results starting at SC Ram address XXXX)
↑—See Note F	
4. DF DG XXXX. ... XXXX.1000	<u>MULTIPLIER RESULTS, GROUPS OF 8 BEFORE Vs SUBTRACTION</u> (Maximum of 16 groups, each group consisting of 8 sequential multiplier results starting at SC Ram address XXXX)
5. DH XXXX	<u>MULTIPLIER RESULTS, SEQUENTIAL AFTER Vs SUBTRACTION</u>
6. DI XXXX. ... XXXX.10000	<u>MULTIPLIER RESULTS, GROUPS OF 8 AFTER Vs SUBTRACTION</u>
7. DL DM 6000	<u>DELAY and DISABLE DATA EXCHANGE DATA AND MUX ADDRESSES</u> (54 delay words; 2 test delay words; left and right exchange data in the order CM, CL, SM, SL; input and output mux addresses)
8. DN DO 6100	<u>SYSTEM MONITOR DATA</u> (64 words)
9. DP 6200	<u>GO/NO GO DATA</u> (Delay Line Self Test Results 54 words = 216 delay lines)
10. DQ XXXX	<u>RAM DATA SET</u> (8 sequential words starting at Ram octal address XXXX, bits 0 thru 21 displayed in octal)
11. DR DS 6300	<u>PARITY ERROR ADDRESSES</u> (64 words, contains computer word number for parity error and the BT in which it occurred BOSS computer to SC)
12. DT DU 6400	<u>ADDRESSES OF MULTIPLIERS REQUESTED</u> (Maximum of 351 words, each representing one multiplier set requested by VLAC)

TABLE 6

INSTRUCTIONS FOR CRT TERMINAL DATA ENTRY

NOTES:

- A. All numbers indicated by X are in octal.
- B. At the end of each entry instruction, the ENTER key must be depressed to transfer the instruction from the CRT to the SC. This function will appear on the CRT screen as a backwards letter L (e.g. EE XXJ).
- C. Spaces within an instruction have no effect and may be used as desired for clarity (e.g. EXX or EE XX).
- D. The following table gives the delay word number for each of the eight prototype delay words and the corresponding multiplexer address that tests the associated delay lines:

DELAY WORD NUMBER		DELAY		MULTIPLEXER ADDRESS	
Decimal	Octal	Ant. No.	50 MHz System	Decimal	Octal
37	45	1R	A	19	23
39	47	1R	B	20	24
41	51	2R	A	21	25
43	53	2R	B	22	26
45	55	1L	A	23	27
47	57	1L	B	24	30
49	61	2L	A	25	31
51	63	2L	B	26	32

- E. The following table gives the GO/NO GO logic tests for mux addresses 0 and 28-31.

MUX ADR	INPUT MUX DATA	OUTPUT MUX DATA	GO/NO GO RESULTS
0	0	0	GO
28	1	1	GO
29	0	1	NO GO
30	1	0	NO GO
31	Random Data	Random Data	NO GO

TABLE 6 (continued)

1. EA XXXX CONTROL WORD
- ↑↑↑↑ Observation/Test Status: Bits CBA (see Table 2)
 - ↑↑↑ Parity Error Status = Bits FED (see Table 2)
 - ↑ 1 thru 6 = 50ms thru 300ms Dump Period = Bits P₂ P₁ P₀ (see Table 2)
 - ↑ 1 = Disable Neg Sampler 2 = Disable Pos Sampler 3 = Both: Bits S₇ S₅ S₄ (see Table 2)
-
2. EB X XXXXX XX DELAY DATA, SAME TO ALL DELAY CONTROLS
- ↑↑↑ Sampler delay in 625 picosecond steps
 - ↑ Delay Line Delay in 10 nanosecond steps
 - 0 = Normal 1 = Delay Line Disable 2 = Sampler Invert 3 = Both
-
3. EC X XXXXX XX.X XXXXX XX DELAY DATA
DIFFERENT TO EACH DELAY CONTROL
- 54 delay words
each as in EB
-
4. ED XX.X XXXXX XX DELAY DATA TO ONE DELAY CONTROL
- ↑ Same as in EB
 - ↑ Octal delay word number
(In decimal 1 = 1L 53 = 27L
2 = 1R 54 = 27R
See Note D for prototype)
-
5. EE XX HOLD MUX ADDRESSES
- ↑ Octal mux address to hold
(In decimal 1 = Ant 1 27 = Ant 27
0 and 28-31 = Tests of GO/NO GO Logic) See Note E.
-
6. EF XXXX EXCHANGE DELAY LINE(S) AT ONE MUX ADR
- ↑↑↑ Octal mux adr to hold
 - ↑ Exchange data 1 = SL 2 = SM 3 = Both
 - ↑ Exchange data 1 = CL 2 = CM 3 = Both
-
- 7a. EG 3317 MULTIPLIER TEST-RANDOM NOISE GENERATOR
- (All multiplier terminated inputs receive the same data pattern and all bridging inputs receive the same data pattern but different from the terminated inputs)
- 7b. EG XXXX7317 MULTIPLIER TEST-STATIC PATTERN
- (As above except the inputs receive static data determined by XXXX.)
- ↑↑↑↑ Bridging LSB Input
 - ↑↑↑↑ Bridging MSB Input
 - ↑↑↑↑ Terminated LSB Input
 - ↑↑↑↑ Terminated MSB Input

TABLE 6 (continued)

8. EH <u>XX</u> ↑ Octal mux address to hold	<u>DELAY LINE TEST-HOLD MUX ADR</u> <u>SHORT PATTERN</u>
9. EI <u>XX</u> ↑ Octal mux address at which test starts	<u>DELAY LINE TEST-ROTATE MUX ADR</u> <u>SHORT PATTERN</u> (One complete cycle = 20 seconds for DT = 50ms)
10. EJ <u>XX</u> ↑ Octal mux address to hold	<u>DELAY LINE TEST-HOLD MUX ADR</u> <u>LONG PATTERN</u>
11. EK <u>XX</u> ↑ Octal mux address at which test starts	<u>DELAY LINE TEST-ROTATE MUX ADR</u> <u>LONG PATTERN</u> (One complete cycle = 5.7 min. for DT = 50ms)
12. EL	<u>RESET FROM COMPUTER</u> (Left GO/NO GO and Exchange Data)
13. EM	<u>RESET FROM COMPUTER</u> (Right GO/NO GO and Exchange Data)
14. EQ	<u>RESET TEST INSTRUCTIONS 5 THRU 11</u> (Resets storage flip flops F13 thru F17 on L31 but does not reset the TEST indicator)
15. ER	<u>RESET ALL TESTS</u> (Same as EQ but also resets the TEST indicator)

TABLE 7
CRT DISPLAY FORMATS

NOTES:


1. The following table is intended to aid the user of the System Controller CRT to interpret the displayed information. This table is intended to be used along with Tables 1-6 to provide a complete users description of the display functions available.
2. For each type display instruction an example display or partial display is shown, and where appropriate, the associated 24 bit computer word is shown to indicate which bits of the word are represented by each character displayed on the CRT screen.
3. If certain conditions are present in the displayed information, the associated character is displayed on the CRT screen as a reverse flashing character. In the display examples these characters are shown with an underline. For certain test conditions that are not errors, the associated display character appears on the screen as a reverse character but without flashing.

EXAMPLES: 2 indicates error condition

2* indicates test condition

DISPLAY EXAMPLES

1. CONTROL and TIME WORDS



DB 0000.7137
 1 2 2 2 2 2* 6 2 5 7777 (tens of seconds)

Decimal

DC 0000.7137
 1 2 2 2 2 2* 6 2 5 5110 SEC



2. MULTIPLIER RESULTS

Octal

DD XXXX (seq. before V_s)
 DH XXXX (seq. after V_s)
 DF XXXX.10000 (non-seq. before V_s)
 DI XXXX.10000 (non seq. after V_s)
 7 1777777 ←8 per line→ 7 1777777

Decimal

DE XXXX (seq. before V_s)
 DG XXXX.10000 (non-seq. before V_s)
 6 524287 ←8 per line→ 6 524287



NOTE: The sign bit should always be 0 before V_s .

3. DELAY VALUES and EXCHANGE DATA

Octal

DL 6000

LEFT - - - - - RIGHT

1 1 3 377 3 3 17 ←4 per line→ 1 1 3 377 3 3 17

14 Lines Total: Line 1 = 1 left 1 right 2 left 2 right

Line 14 =27 left 27 right
 Test Right
 Delay Test Delay

<u>LEFT</u>	<u>RIGHT</u>
1 1 1 1 37	1 1 1 1 37
37	37
37	37
37	37

Decimal

DM 6000



LEFT - - - - - RIGHT

1 1 16383 15 ←4 per line→ 1 1 16383 15

14 lines total in same order as above

<u>LEFT</u>	<u>RIGHT</u>
1 1 1 1 31	1 1 1 1 31
31	31
31	31
31	31

Delay Word




Exchange Data

CM CL SM SL

Sin Input Mux Adr
 Cos Input Mux Adr
 Sin Output Mux Adr
 Cos Output Mux Adr

Delay Word



Exchange Data

Same as for octal

4. SYSTEM MONITOR MEASUREMENTS (2 ANT PROTOTYPE)

	1	2	3	4	5	6	7	8	Out of Spec Code:
DN 6100 (octal)									
DO 6100 (decimal)									
1. 0 2500* (+5 SC)	0 2500* (+5 D/M)	0 2500* (+15 SC)	0 XXXX	0 2600* (-5.2 D/M)	0 2600* (-5.2 SC)	0 1200 (-12 D/M)	0 1200 (-12 SC)	0 2800 (+28 D/M)	0 = In spec 3 = Emergency Low
2. 0 1500 (+15 SC)	0 1500 (-15 SC)	0 900 (-9 SC)	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	5 = High 7 = Low
3. 0 1000* (0.2V D/M)	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	For an Emergency High condition in either the SC or D/M rack, the D/M rack will be automatically powered down and all error codes will contain either an 8 or 9 or a punctuation character.
4. 0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	
5. 0 750* (Mult Clk)	0 750* (Dly Clk)	0 750* (Cont A Clk)	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	
6. 0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	
7. 0 1100* (SC Temp)	0 1100* (SC Temp)	0 1100* (D/M Temp)	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	
8. 0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	0 XXXX	

NOTES:

1. The nominal measurement is shown above in decimal. For octal display, only the measurement is in octal.
2. Measurements marked * must be doubled to obtain the value.
3. The user must enter the decimal point mentally.
4. Clock measurements are of the peak value of the sine wave 100 MHz clock.
5. SC = System Controller Rack D/M = Delay-Multiplier Rack.
6. XXXX = Inputs not used in 2 Ant Prototype and spare inputs. These are not all zero on the display.
7. Full range temperature = 81.90°C.

8. ADDRESSES OF MULTIPLIERS REQUESTED

DT 6400 (octal)
DU 6400 (decimal)

-----Multiplier set number requested by BOSS Computer
(decimal set numbers are 32 thru 382)

677 ←16 per line max→ 677

22 lines total maximum
351 total addresses maximum





FIGURE I
 COMMUNICATIONS SYSTEM BETWEEN SYSTEM
 CONTROLLER AND VLA SYNCHRONOUS COMPUTERS

START OF OBSERVATION

DUMP TIMES

BLANKING TIMES



DATA OBTAINED BY SC AT THIS TIME
DATA APPLIES TO THIS TIME

DATA SET SENT TO VLAC AT H

DELAY SYSTEM MONITOR	G	H
GO/NO-GO	G	G
PARITY VLAC → SC	J → 0	B → G
MULTIPLIERS DESIRED	B → G	B → G
TIME	A	→
MUX. ADDRESS	G	O
MULTIPLIERS	O	B → G
EXCHANGE DATA	B → G	O
	O	H →


NOTES

IF AN "OUT OF SPEC" CONDITION IS DETECTED AT B, C, D, E OR F THE FIRST ONE DETECTED WILL REPLACE G IN BOTH COLUMNS AT LEFT.
ALL GO/NO-GO ARE OR'ED INTO MEMORY UNTIL RESET.
ALL BAD PARITY ADDRESSES (UP TO 64) ARE STORED IN MEMORY & RESET EVERY DT.
APPLIES TO ALL DATA FROM B TO END OF OBSERVATION

DELAY LINE(S) CONTINUE TO BE EXCHANGED UNTIL NEXT.

NOTE: ABOVE COVERS DATA FROM SC TO CORE COMPUTER - SEE TABLES 1 & 3. COLUMN 1 INDICATES WHEN THE SC'S STORAGE RECEIVES THE DATA - FROM EITHER CORE COMPUTER, DELAY MULTIPLIER OR SC'S INTERNAL CONTROL. COLUMN 2 INDICATES WHEN THIS DATA WAS USED OR GENERATED.

BITS A & B IN TABLES 2 & 4, COMPUTER WORD 0, WILL FOLLOW A PATTERN AS SHOWN BELOW:



SC TO VLAC DATA RELATIONSHIPS