

VLA TECHNICAL REPORT #5

MODULE T6

IF CONTROL

A. R. Thompson

CONTENTS

- I. Related Material Not Included in the Manual**
 - (a) Drawings, Artwork and Parts Lists**
 - (b) Publications and Memoranda**
- II. Theory of Operation**
- III. Circuit Details**
- IV. Addresses and Bit Assignments**
- V. Bills of Materials**
- VI. Data Sheets**

507A

FIGURES

- 1. Block Diagram of IF Control Module**
- 2. Logic Diagram of IF Control Module**
- 3. Assembly Drawing of IF Control Card**

I (a) IF CONTROL MODULE (T6), DRAWINGS AND PARTS LISTS

Schematic Diagram

IF Control Circuits

D13450L3

Parts Lists

IF Control Wire Wrap Card

A13450Z5

IF Control Module

A13450Z6

IF Control Terminal Board

A13450Z7

Wiring Lists

Wiring List of IF Control Card

A13450W3

Module, Mechanical (1UC)

Front Panel

B13450M17

Rear Panel

B13450M18

Left Side Plate

C13450M19

Perforated Cover

C13050M7

Fastener for Perforated Cover

B13050M17

Top and Bottom Support Bar

B13050M3

Guide

B13050M4

Support Bracket for 100-Pin-Connector

B13250M15

Assembly Drawings

IF Control Module

D13450P7 (2 Parts)

Wire Wrap Card

C13450P6

Terminal Board

B13450P8

I (b) Related Publications and Memoranda

Interoffice Memorandum by S. Weinreb dated February 27, 1974

Subject: VLA Monitor and Control System-Summary

II. Theory of Operation

The IF Control module serves as an interface for transmission of control and monitor data between the IF Receiver modules and the data set.* It also makes provision for the use of either manual or automatic gain control. A block diagram of the unit is shown in Figure 1.

Input and output of data from the unit are controlled by four parallel address lines from the Data Set. These go to the address decoder which controls the input and output functions of two shift registers through a series of gates. When the appropriate address appears, a 24 bit command word is serially entered into the command shift register from the data set. This word is automatically loaded into the 24 bit latch as soon as it is received. To check the data link the word can then be read back from the command register into the Data Set if requested by the computer. The 12 least significant bits of the command word contain four sets of three bits which are used to select the required filters in the four IF Receiver modules. These four sets of bits enter four two-line to one-line multiplexers, the other inputs to which come from three front panel switches. The four multiplexers are individually controlled by four front panel switches, so the filter selection of any of the IF Receiver modules can either be controlled by the computer or manually, as desired. Under computer control the filter selection can be different for each IF Receiver, but in the manual mode the same three bit signal controls all modules.

From the monitor shift register a word can be read back to the computer. The 12 least significant bits of the monitor register input are connected to the multiplexer output lines to show the filter select signals actually being used, and the four most significant bits indicate the state of the four switches that

*One IF Control module is used for each antenna and is located in the central building, rack N, bin S, slot 12.

select the computer or manual control mode. These four switches also select the gain control voltages applied to the IF Receiver modules, which can be either the ALC voltages from the sampler units or manually adjustable voltages from four potentiometers. The four potentiometers are each mounted next to the corresponding mode selection switch on the front panel of the IF control module, and the position of each switch is labeled AUTO or MAN. In the automatic position the corresponding IF Receiver has its gain controlled by an ALC loop and the filter used is selected by the computer. In the manual switch position the potentiometer controls the IF gain and the filter used is selected by the three front panel switches which are labeled FILTER SELECT.

The IF Control module also contains an analog multiplexer which selects any one of sixteen input voltages to be monitored by the data set. This multiplexer is controlled by the same four address lines that control input and output of the digital data. The inputs to the multiplexer include ALC, IF level and power supply voltages, the last being reduced by resistive dividers when greater than ten volts positive or negative.

III. Circuit Details

All of the digital integrated circuits are standard types described in the Texas Instruments TTL Data Book and only a brief description of the circuitry will be given. A complete logic diagram is shown in Figure 2. All of the active components are mounted on a 4" x 6-1/4" wirewrap board. Switches and potentiometers are mounted on the front panel of the module and resistive dividers used in voltage monitoring are mounted on a separate terminal board. Location of parts on the wirewrap board is shown in Figure 3.

All inputs from the data set used low-true logic. The input circuits for the four address lines are of the low power type (74L04 inverting

gates) to reduce the load on those particular outputs of the data set. The address decoder is a 74154 in a 24 pin package.

The control shift register consists of three 74164 serial-in, parallel-out circuits. The input of data into this register is controlled by the input enable signal and the input clock. The output when reading back the word is controlled by the output ① enable signal and the output clock.

The latch consists of six 74177 integrated circuits and the data is loaded into them by the input strobe signal. The four two-line to one-line multiplexers are 74157 integrated circuits.

The monitor shift register consists of three 74165 parallel-in, serial-out circuits and the data is loaded into them by the output strobe. The shifting out of the data into the data set is controlled by the output ② enable signal and the output clock. Digital output circuits to the data set consist of 7438 gates with open collectors which drive a load resistor in the data set.

The analog multiplexer consists of two 507A (Harris Semiconductor) units with balanced inputs and outputs. Note that the two halves of each 507A are shown as separate blocks in Figure 2. The voltages connected to the multiplexer inputs are given in the following section.

IV. Addresses and Bit Assignments

(a) Digital Data

For input to the command shift register the required four-bit address code is 0000. The same four-bit address is used for reading back the command word. For output from the monitor shift register the 4-bit address is 0001. The command word input is connected to command output B of the Data Set

and the command readback and monitor word outputs are connected to monitor input C. The resulting octal addresses required are as follows:

	Octal Address
IF Control Command Word (input)	340
Readback of Command Word (output)	240
IF Control Monitor Word (output)	241

In assigning the bits in the control and monitor words two conventions have been followed:

- (a) The most significant bit of the word is transmitted first
- (b) Value strings should be right adjusted (i.e. towards the least significant end) in the words, and flag bits should be left adjusted. Bit assignments in the command and monitor words are given below.

Command Word

BIT NO.

1 (LSB)	IF Receiver 1, filter select LSB				
2	"	"	"	"	"
3	"	"	"	"	" MSB
4	"	"	2	"	" LSB
5	"	"	"	"	"
6	"	"	"	"	" MSB
7	"	"	3	"	" LSB
8	"	"	"	"	"
9	"	"	"	"	" MSB
10	"	"	4	"	" LSB
11	"	"	"	"	"
12	"	"	"	"	" MSB

Filter select
signals
from computer.

Command Word (cont.)

BIT NO.

13	Spare, to output connector P1 pin Y					
14	"	"	"	"	"	" Z
15	"	"	"	"	"	" a
16	"	"	"	"	"	" b
17	"	"	"	"	"	" c
18	"	"	"	"	"	" d
19	"	"	"	"	"	" e
20	"	"	"	"	"	" f
21	Unused					
22	"					
23	"					
24 (MSB)	"					

Monitor Word

1 (LSB)	IF Receiver 1, filter select LSB					
2	"	"	"	"	"	
3	"	"	"	"	"	MSB
4	"	"	2	"	"	LSB
5	"	"	"	"	"	
6	"	"	"	"	"	MSB
7	"	"	3	"	"	LSB
8	"	"	"	"	"	
9	"	"	"	"	"	MSB
10	"	"	4	"	"	LSB
11	"	"	"	"	"	
12	"	"	"	"	"	MSB
13	Unused					
14	"					
15	"					
16	"					

Filter select
signals used,
from computer
or from
manual switches.

Monitor Word (cont.)

BIT NO.

17	Spare, to output connector P1 pin h						
18	"	"	"	"	"	"	j
19	"	"	"	"	"	"	k
20	"	"	"	"	"	"	m
21	IF Receiver 1 mode, AUTO=low, MAN=high						
22	"	"	2	"	"	"	"
23	"	"	3	"	"	"	"
24 (MSB)	"	"	4	"	"	"	"

(b) Analog Data

The output of the analog multiplexer is connected to analog channel 4 of the Data Set, and the sixteen address values are represented by octal numbers 100 to 117. These addresses and the corresponding analog signals monitored are given below.

OCTAL ADDRESS

100	ALC voltage, IF Receiver 1						
101	"	"	"	"	"	2	
102	"	"	"	"	"	3	
103	"	"	"	"	"	4	
104	Level monitor voltage, IF Receiver 1						
105	"	"	"	"	"	"	2
106	"	"	"	"	"	"	3
107	"	"	"	"	"	"	4
110	Power supply voltage +5V						
111	"	"	"	"	-5.2V		
112	"	"	"	"	+15V/2		
113	"	"	"	"	-15V/2		
114	"	"	"	"	+28V/4		
115	"	"	"	"	-28V/4		
116	Spare, to output connector P2, pins HH(+), JJ(-)						
117	"	"	"	"	"	"	KK(+) , LL(-)

Power supplies in
Rack N in the
Control building
(the IF/LO rack
for each antenna).




FIGURE 1. BLOCK DIAGRAM OF IF CONTROL MODULE.

A.R.T. 10/4/74






FIGURE 2



2 PLCS.
③ 2 REQ'D.
④ 2 REQ'D.



⑬ 24 REQ'D., AS SHOWN

FIG. 3 Location of components on wirewrap card. From Drawing C13450P6

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

 ELECTRICAL MECHANICALBOM # A13450Z5 REV A DATE _____ PAGE 1 OF 1MODULE # T6 NAME I.F. CONTROL DWG # C13450P6 SUB ASMB 5 Row, 100 Pin WIRE WRAP CD DWG # C13450P6SCHEMATIC DWG # _____ LOCATION _____ QUA/SYSTEM _____ PREPARED BY JOE GRAY APPROVED C + place

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
1		N.R.A.O.	C13450P6	10 ROW, 100 PIN, WIRE WRAP CARD ASS'Y.		
2		N.R.A.O.	D13520M2	WIRE WRAP BOARD	1	
3		N.R.A.O.	B13250M18	4 PIN COMPONENT MOUNTING PLATFORM	2	
4		TEXAS INSTRUMENTS	74165	SHIFT REG.	3	
5			74157	2 LINE TO 1LINE MUX.	4	
6			7438	2 INPUT NAND OPEN COLLECTOR	1	
7			74L04	HEX INVERTER	1	
8			74154	16 LINE TO 1 LINE MUX	1	
9			7402	NOR	3	
10			74164	SHIFT REG.	3	
11			74177	LATCH	6	
12		HARRIS	507A-5	ANALOG MUX	2	
13		ERIE	8121-050-651-223M	.022 ufd CAPACITOR	24	
14			2.2k, $\frac{1}{4}$ w, \pm 5%	RESISTOR	4	
15		A.R. GORE	#30 AWG, VIOLET	SP 135 SINGLE STRAND, MYLENE INSUL WIRE	91 ft.	

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

 ELECTRICAL MECHANICALBOM # A13450Z6 REV DATE PAGE 1 OF 5 MODULE # T6 NAME I.F. CONTROL DWG # D13450P7 SUB ASMB DWG # SCHEMATIC DWG # LOCATION QUA/SYSTEM PREPARED BY Joe Gray APPROVED P.B. Taylor

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA
1		N.R.A.O.	D13450P7	I.F. CONTROL ASSEMBLY	~
2		N.R.A.O.	B13450P8	TERMINAL BD. ASSEMBLY	1
3		N.R.A.O.	C13450P6	WIRE WRAP BOARD ASS'Y.	1
4		WINCHESTER	HWL5000-112	100 PIN CARD EDGE CONN.	1
5		G.C. ELECTRONICS	5706-C	GROUND LUG	1
6		SPECTRAL	HELO5-10	10K, 10 TURN, POT.	4
7		ROGAN CORP.	RB67-0 MAHE	KNOB, NO INLAY	4
8		J.B.T.	JMT 323	3 P, D.T. TOGGLE SWITCH	4
9		J.B.T.	JMT 123	1 P, D.T. TOGGLE SWITCH	3
10		AMP SPECIAL INDUST	201358-3	50 PIN CONNECTOR	1
11			201357-3	34 PIN CONNECTOR	1
12			66460-6	WIRE WRAP PIN	59
13			202725-1	CRIMP PIN	22
14			202394-2	50 PIN CONN. SHIELD	1
15		AMP SPECIAL INDUST	202434-4	34 PIN CONN. SHIELD	1

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

 ELECTRICAL MECHANICALBOM # A13450Z6 REV _____ DATE _____ PAGE 2 OF 5

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA
16		AMP SPECIAL INDUST.	203964-6	GUIDE SOCKET	4
17			200833-4	GUIDE PIN	2
18		AMP SPECIAL INDUST.	202514-1	GUIDE PIN	2
19		ERIE	8131-050-651 -105M	1.0μF CAPACITOR	1
20			3.3 K, 1/4W, ± 5%	RESISTOR	1
21		A.R. GORE	#SP135, 30AWG	"MYLENE" INSUL., SING. STRAND WIRE	150 FT.
22		PENNTUBE PLASTICS CO.	0-6591A, 22 AWG IW NATURAL	TEFLON TUBING	24"
23		ALPHA	8021-100, 22 AWG TINNED COPPER	WIRE, BUS	24"
24			#22 AWG, BLK.	WIRE, HOOK-UP, P.V.C.	70"
25			, ORN.		70"
26			, RED		80"
27			, YEL.		60"
28			, BLU		50"
29			, GRN.		40"
30			, VIO.		24"
31			, GRY		40"
32		ALPHA	#22 AWG , BRN	WIRE, HOOK-UP, P.V.C.	26"

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

 ELECTRICAL MECHANICALBOM # A13450Z6 REV _____ DATE _____ PAGE 3 OF 5

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
33		ALPHA	#22 AWG, WHT/ BLK.	WIRE, HOOK-UP, P.V.C.	8"	
34		ALPHA	#18 AWG, BLK.	WIRE, HOOK-UP, P.V.C.	40"	
35						
36						
37						
38						
39						
40						
41						
42						
43						
44						
45						
46						
47						
48						
49						

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

 ELECTRICAL MECHANICALBOM # A13450Z6 REV _____ DATE _____ PAGE 4 OF 5

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
50		N.R.A.O.	C13450M19	LEFT SIDE PLATE	1	
51			B13450M17	FRONT PANEL	1	
52			B13050M3	BAR SUPPORT, TOP & BOT.	2	
53			C13050M7	TOP COVER	1	
54			B13050M17	FASTENER, PERF. COVER	2	
55			B13050M4	GUIDE, MODULE	2	
56		N.R.A.O.	B13250M15	SUPPORT, CONNECTOR	2	
57		SOUTHCO CORP	47-11-204-10	SCREW, CAPTIVE	2	
58		H.H. SMITH	8781	SPACER, .81 LONG	4	
59			#4-40 x 1/4" LG.	ST. ST'L., FLT. HD. SLOT. MACH. SCR.	4	
60			#4-40 x 1/4" LG.	ST. ST'L., PAN HD., SLOT., MACH. SCR.	4	
61			#4-40 x 1/2" LG.		1	
62			#4.40 x 3/4" LG.	ST. ST'L., PAN HD., SLOT., MACH. SCR	1	
63			#4-40	ST. ST'L. HEX NUT	1	
64			#4 NOM	TEFLON FLAT WASHER	2	
65		N.R.A.O.	B13050M32	MODULE REAR PANEL	1	
66						

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

 ELECTRICAL MECHANICALBOM # A13450Z6 REV _____ DATE _____ PAGE 5 OF 5

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
67			#6-32 x 1/4" LG.	ST. ST'L., FL'T. HD., SLOT., MACH. SCR.	10	
68			#6-32 x 5/8" LG.	ST. ST'L., PAN HD., SLOT., MACH. SCR.	2	
69			#6-32 x 3/4" LG.	ST. ST'L., PAN HD., SLOT., MACH. SCR.	2	
70			#6-32 x 3/8" LG.	ST. ST'L., HEX SOC. HD. CAP SCR.	2	
71						
72						
73						
74						
75						
76						
77						
78						
79						
80						
81						
82						
83						

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

ELECTRICAL MECHANICAL BOM # A13450Z7 REV _____ DATE _____ PAGE 1 OF 1

MODULE # TG NAME I.F. CONTROL DWG # 13450P7 SUB ASMB TERMINAL BD. ASS'Y. DWG # B13450P8

SCHEMATIC DWG # _____ LOCATION _____ QUA/SYSTEM _____ PREPARED BY Joe Gray APPROVED P.K. Thorpe

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA
1		N.R.A.O.	B13450P8	ASS'Y.	~
2					
3		KEYSTONE	15289	MINIATURE TURRET TERM. BD.	1
4		CORNING	NC4	RESISTOR, 4.99 K, ± 1%	2
5				, 15 K, ± 1%	2
6		CORNING	NC4	RESISTOR, 10 K, ± 1%	4
7					
8					
9					
10					
11					
12					
13					
14					
15					

**Dual 8 Channel Analog Multiplexer
with Overvoltage Protection**


FEATURES

- ANALOG/DIGITAL OVERTOLGE PROTECTION
- FAIL SAFE WITH POWER LOSS
- BREAK BEFORE MAKE SWITCHING
- DTL/TTL AND CMOS COMPATIBLE
- ANALOG SIGNAL RANGE $\pm 15V$
- ACCESS TIME 500ns TYP.
- SUPPLY CURRENT AT 1MHz
ADDRESS TOGGLE 4mA TYP.
- STANDBY POWER 7.5mW TYP.

DESCRIPTION


The HI-507A is a monolithic dual 8 channel analog multiplexer constructed with Harris Dielectric Isolation, complementary MOS process. Digital and Analog inputs are protected from overvoltage inputs that exceed either supply voltage with no channel interaction. Channel interaction is also eliminated in the event of power loss (open or shorted). One of 8 channel selection is controlled by a 3-bit binary word plus an Enable-Inhibit input which conveniently controls ON-OFF operation of several multiplexers in a system. The devices are packaged in a 28 pin dual in-line package and are available in both military and commercial temperature ranges.

PIN OUT/TRUTH TABLE



A ₂	A ₁	A ₀	EN	ON SWITCH PAIR
X	X	X	L	NONE
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

PACKAGE



SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Between Pins 1 and 27	40V	Total Power Dissipation*	1200mW
V _{REF} to Ground	+20V	Operating Temperature:	
V _{EN} , V _A , Digital Input Overvoltage:		HI-507A-2	-55°C to +125°C
V _A { V _{Supply} (+) +4V	V _{Supply} (-) -4V	HI-507A-5	0°C to +75°C
Analog Input Overvoltage:		Storage Temperature	-65°C to +150°C
V _S { V _{Supply} (+) +20V	V _{Supply} (-) -20V		

*Derate 10mW/°C above 70°C

ELECTRICAL CHARACTERISTICS

Unless Otherwise Specified.

Supplies = +15V, -15V; V_{REF} (Pin 13) = Open; V_{AH} (Logic Level High) = +4.0V; V_{AL} (Logic Level Low) = +0.8V

For Test Conditions, consult Performance Characteristics section.

PARAMETER	TEMP.	-55°C to +125°C			0°C to +75°C			UNITS
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
<u>ANALOG CHANNEL CHARACTERISTICS</u>								
V _S , Analog Signal Range	Full	-15		+15	-15		+15	V
R _{ON} , On Resistance (Note 1)	+25°C Full		1.2 1.5	1.5 2.0		1.5 2.0	1.8 2.0	kΩ kΩ
I _{S(OFF)} , Off Input Leakage Current	+25°C Full		0.03	±50		0.03	±50	nA nA
I _{D(OFF)} , Off Output Leakage Current	+25°C Full		1.0	±250		1.0	±250	nA nA
I _{D(OFF)} with Input Overvoltage Applied (Note 2)	+25°C Full		4.0	2.0		4.0	2.0	nA μA
I _{D(ON)} , On Channel Leakage Current	+25°C Full		0.1	±500		0.1	±500	nA nA
<u>DIGITAL INPUT CHARACTERISTICS</u>								
V _{AL} , Input Low Threshold V _{AH} , Input High Threshold	TTL Drive Full	4.0		0.8	4.0		0.8	V V
V _{AL} { V _{AH} } MOS Drive (Note 3)	+25°C +25°C	6.0		0.8 6.0		0.8 6.0	0.8 6.0	V V
I _A , Input Leakage Current (High or Low)	Full			1.0			5.0	μA
<u>SWITCHING CHARACTERISTICS</u>								
t _A , Access Time	+25°C		0.5	1.0		0.5		μs
t _{OPEN} , Break - Before Make Delay	+25°C		80			80		ns
t _{ON} (EN), Enable Delay (ON)	+25°C		300			300		ns
t _{OFF} (EN), Enable Delay (OFF)	+25°C		300			300		ns
"Off Isolation" (Note 4)	+25°C		65			65		dB
C _S (OFF), Channel Input Capacitance	+25°C		5			5		pF
C _D (OFF), Channel Output Capacitance	+25°C		50			50		pF
C _A , Digital Input Capacitance	+25°C		5			5		pF
C _{DS} (OFF), Input to Output Capacitance	+25°C		1			1		pF
<u>POWER REQUIREMENTS</u>								
P _D , Power Dissipation	Full		7.5			7.5		mW
I ₊ , Current Pin 1 (Note 5)	Full		0.5	2.0		0.5	5.0	mA
I ₋ , Current Pin 27 (Note 5)	Full		0.02	0.5		0.02	2.0	mA
I ₊ , Standby (Note 6)	Full		0.5	2.0		0.5	5.0	mA
I ₋ , Standby (Note 6)	Full		0.02	0.5		0.02	2.0	mA


- NOTES: 1. V_{OUT} = ±10V, I_{OUT} = -100μA
 2. Analog Overvoltage = ±33V
 3. V_{REF} = +10V

4. V_{EN} = 0.8V, R_L = 1K, C_L = 7pF, V_S = 3VRMS, f = 500kHz
 5. V_{EN} = +4.0V
 6. V_{EN} = 0.8V


PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS

(UNLESS OTHERWISE SPECIFIED $T_A = 25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$, $V_{\text{AH}} = +4\text{V}$, $V_{\text{AL}} = 0.8\text{V}$ AND $V_{\text{REF}} = \text{OPEN}$)


ON RESISTANCE vs.
INPUT SIGNAL LEVEL, SUPPLY VOLTAGE




ON RESISTANCE
vs. ANALOG INPUT VOLTAGE




NORMALIZED ON RESISTANCE
vs. SUPPLY VOLTAGE




LEAKAGE CURRENT vs. TEMPERATURE




OFF LEAKAGE CURRENT
vs. TEMPERATURE




ON LEAKAGE CURRENT
vs. TEMPERATURE









ANALOG INPUT OVERVOLTAGE CHARACTERISTICS





ANALOG INPUT OVERVOLTAGE CHARACTERISTICS




PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (continued)



SWITCHING WAVEFORMS




SWITCHING WAVEFORMS (continued)






SCHEMATIC DIAGRAMS

FUNCTIONAL BLOCK DIAGRAM HI-507A



SCHEMATIC DIAGRAMS (continued)



SALES OFFICES —

177 WORCESTER STREET
WELLESLEY, MASS. 02181
(617) 237-5430

115 TWIN OAKS DRIVE
SYRACUSE, N.Y. 13206
(315) 463-3373

535 BROADHOLLOW ROAD
MELVILLE, L.I., N.Y. 11746
(516) 249-4500

656 E. SWedesford ROAD
WAYNE, PENN. 19087
(215) 687-6880

2600 VIRGINIA AVENUE
WASHINGTON, D.C. 20037
(202) 337-3170

1443 W. SCHAUMBURG
SCHAUMBURG, ILL. 60172
(312) 894-8824

777 S. CENTRAL EXPRESSWAY
RICHARDSON, TEXAS 75080
(214) 231-9031

4210 N. BROWN AVENUE
SCOTTSDALE, ARIZ. 85251
(602) 946-3556

1032 ELWELL COURT
PALO ALTO, CALIF. 94303
(415) 954-6443

4014 LONG BEACH BLVD.
LONG BEACH, CALIF. 90807
(213) 426-7587

333 WEST FIRST STREET
DAYTON, OHIO 45402
(513) 226-0636

P.O. BOX 883
MELBOURNE, FLA. 32901
(305) 727-5430
TWX - 510-959-6259

HARRIS
SEMICONDUCTOR
A DIVISION OF HARRIS-INTERTYPE CORPORATION