

VLA TECHNICAL REPORT #9

MODULE F1

BIAS CIRCUITS

S. Weinreb

March 1975

TABLE OF CONTENTS

1. Drawing List
2. Function
3. Principle of Operation
4. Adjustment and Test
 - 4.1 Test Set
 - 4.2 Procedure
5. Tables and Bills of Material
6. Manufacturer's Data Sheets
 - National Semiconductor - Operational Amplifiers
 - Raytheon - Monolithic Dual High-Gain Operational Amplifier
 - Analog Devices - 8 and 16 Channel Analog Multiplexers




FIGURE 1– Bias Module Front Panel




FIGURE 2 - Bias Module Side View, Cover Removed

1.0 BIAS MODULE DRAWING LIST

SCHEMATIC DIAGRAMS

Varactor Bias Circuit	B13170S1
Paramp #1 Bias Circuit	B13170S2
Paramp #2 Bias Circuit	B13170S3
Paramp #3 Bias Circuit	B13170S4
Ku Mixer Bias Circuit	B13170S5
K Mixer Bias Circuit	B13170S6
Multiplex and Power	B13170S7
Module Tester	B13170S8
Printed Circuit Layout	D13170ABL
Module Rails	D13170M65
Module Rear Panel	B13050M2
Module Side Covers	B13050M6 and B13050M7
Module Front Panel	C13170M64
Bill-of-Material	A13170Z41

2.0 FUNCTION

The Bias Module contains 6 circuits to bias diodes in the Up Converter, 3-paramp stages, 15 GHz mixer, and 23 GHz mixer. Two bias modules, for AB and CD channels, are needed for each front-end.

A functional diagram of each circuit is shown below:




FIGURE 3

The circuit provides a DC bias, V_B , from a low impedance source. V_B can be programmed by application of a programming voltage, V_p ; i.e. $V_B = B \cdot V_p$ where B is a proportionality constant given in the table below for each source. The circuit provides an isolated monitor voltage, $V_1 = V_B$, and a current monitor voltage, $V_0 = A \cdot I$ where I is the diode current and A is given in the table below. The allowed range of V_B and source of programming voltage are also given in the table.

TABLE I
BIAS CIRCUIT PARAMETERS

CIRCUIT	A	B	V_B RANGE	SOURCE OF PROGRAMMING VOLT.
Up-Converter	10V/ μ A*	0.83	0 to +5V	Up-Converter Pump Module
Paramp 1, 2, 3	10V/ μ A*	0.10	-0.9 to +0.9V	Bias Module Front-Panel Pot
23 GHz Mixer 15 GHz Mixer	1V/mA	0.13	0 to -1.2V	23 GHz/15 GHz LO Module

*This value applies for -1.3μ A $\leq I \leq +0.7\mu$ A; for $I > 0.7\mu$ A (or $V_0 > 7$ volts) see Figure 1.

Note the following sign convention.

TABLE II
BIAS CIRCUIT POLARITIES

$V_B \equiv V_1$	I	V_0	INTERPRETATION
- } FORWARD - } BIAS - } VOLTAGE	+	-	Forward DC Current
- } REVERSE + } BIAS + } VOLTAGE	-	+	Not Possible
+ } FORWARD + } BIAS + } VOLTAGE	+	-	Rectified DC Current
+ } REVERSE + } BIAS + } VOLTAGE	-	+	Leaky Diode or Conducting Protective Diode

Pin connections for the 42-pin rear panel connector are given in Section 5, Table III.

Up-converter and paramp bias circuits current limit for $I = -1.3\mu A$ or $I = +400\mu A$. Mixer bias circuits current limit at $I = \pm 13mA$.

A multiplexer is provided within each bias module to allow computer monitoring of bias voltage or current in each of the 6 circuits. The Data-Set module provides 4 address bits which are applied to the multiplexer to read out one of the 12 monitor points on a single output monitor line from each bias module. The monitor system addresses for this data are shown in Section 5, Table IV.

3.0 PRINCIPLE OF OPERATION

All six bias circuits are variations of the simplified circuit shown below:




FIGURE 4 - Basic Bias-Circuit

We first assume $I = 0$ and recognize that a balanced differential amplifier exists with v_p as a common-mode input signal. The output, v_0 , is thus zero independent of v_p . The bias voltage, v_B , is the voltage of the positive op-amp input terminal which is $v_p \times K/(K+1)$. When I becomes non-zero it is cancelled by an equal and opposite current flowing from the op-amp output. This current flows thru the feedback resistance, KR , and produces an output voltage $v_0 = KRI$. Thus the circuit functions as a bias voltage source with a monitor of the current drawn from the source.

Values of $K \gg 1$ should be avoided because the op-amp offset and drift are multiplied by K . Making $K \ll 1$ requires $v_p \gg v_B$ and is unnecessary. (The effect of resistor unbalance is independent of K .) A value of $K = 1$ was chosen for all 6 circuits. The value of R is chosen at 10 megohms in up-converter and paramp bias circuits (to give 1 volt per 100 NA varactor current) and 1K ohm in mixer bias circuits (to give 1 volt per mA).

The circuit functions as an ideal voltage source only for values of I which do not saturate the op-amp output ($|V_0| \leq 13$ volts). After saturation the bias source has high impedance. This causes an instability in paramp operation due to a negative-resistance I-V characteristics exhibited by some pumped varactors. For this reason a low-leakage zener diode has been added in parallel with the feedback resistor in paramp and up-converter bias circuits. This allows bias currents of up to $400 \mu\text{A}$ to be supplied from a low impedance voltage source; without the zener diode the limit is $1.3 \mu\text{A}$. The addition of the zener diode causes a non-linear relation, shown in Figure 5, between current, I , and current-monitor voltage, V_0 , for values of $I \geq 0.7 \mu\text{A}$.

Other additions to the circuit are a unity-gain buffer to allow bias voltage to be monitored and a common-mode adjustment pot to remove resistor unbalance effects. The pot is adjusted so there is no change in output voltage, V_0 , as v_B is varied with no load on the bias terminal. The op-amp offset voltages are small enough ($\leq 6 \text{ mV}$) to be neglected and no offset adjustments are required.

4.0 ADJUSTMENT AND TEST

Most of the failures of the Bias-Circuits modules will be failures of LH0022 or RC4558 operational amplifiers or perhaps the AD7506 multiplexer; these are all plug-in components and no adjustments are required when a unit is replaced. The only adjustment in each circuit is a common-mode balance pot. This adjustment compensates for differences in the 1% resistors which make up the basic bias circuit (Figure 2). When properly adjusted the offset in the current-monitor voltage is independent of the bias voltage.

No operational-amplifier offset pots are included because the offsets should be small enough (≤ 6 mV for LH0022; ≤ 7.5 mV for RC4558) to be tolerable. If necessary the LH0022 can be replaced with the LH0052 to give less than 1 mV offset. Another contributor to offset is circuit board leakage. If offset voltages cannot be adjusted within specified limits the problem may be due to circuit board leakage. A resistance of 15,000 megohms to ± 15 volts will produce 1 nA of current or 10 mV of monitor offset voltage. Thorough cleaning of the board and an insulating spray coating will alleviate this effect.

4.1 Test Set

A simple test-set provides DC power, programming voltages for up-converter and mixer circuits, multiplexer output bits, switched-output loads and monitor jacks. A schematic diagram is shown in Section 5.0.

4.2 Procedure

Test and adjustment can be systematically performed by following the form shown in Figure 6 (filled in) and Figure 7 (blank).

The column marked "LOAD" refers to the setting of the test-set load toggle-switch (center is open). The "POT" column refers to the test-set programming pot for up-converter and mixer bias; for paramp circuits it refers to the module front-panel pots. The word "BYPASS" in this column means the bias-module bypass switch is in the right-hand position; it is towards center for all other cases. The "MEAS" columns refer to the voltage measured with a 4-digit DVM at the module E and I monitor jacks.

Test procedure consists of recording the E and I voltage readings at listed settings of pots and load switches. The internal common-mode pots R1 thru R6 are adjusted to make the I voltage identical for the first and second programming pot settings.

mA CURRENT,
MICROAMPS




FIGURE 5 - Bias current as a function of current-monitor voltage, V

If an offset is out of limits change the appropriate op amp. If the 100 μ A load I reading is out of limits replace the 1N4101 zener diode for that circuit.

SERIAL NO.	2	BIAS MODULE TEST SET DATA, MODULE F1						DATE	3	25	75	BY	S.W.
COMMENTS													
CIRCUIT	LOAD	POT	MIN	E MONITOR			I MONITOR			COMMENT			
K MIXER	OPEN	CCW	-.02	.02	+.003		-.02	.02	+.004 ⁽¹⁾	ADJUST R5 SO (2) = (1)			
	OPEN	CW	-1.3	-1.1	-1.173		-.02	.02	+.004 ⁽²⁾				
	10MA	CCW	.09	.11	+.107		-10.3	-9.7	-10.054				
Ku MIXER	OPEN	CCW	-.02	.02	+.001		-.02	.02	+.001 ⁽¹⁾	ADJUST R6 SO (2) = (1)			
	OPEN	CW	-1.3	-1.1	-1.162		-.02	.02	+.001 ⁽²⁾				
	10MA	CCW	.09	.11	+.101		-10.3	-9.7	-10.019				
PARAMP #1	OPEN	ZERO E	-.02	.02	+.001		-.02	.02	+.011 ⁽¹⁾	ADJUST R2 SO (2) = (1)			
	OPEN	BYPASS	1.4	1.6	+1.443		-.02	.02	+.011 ⁽²⁾				
	0.5μA	CCW	-.95	-.80	-.820		-5.6	-4.8	-5.387				
	100μA	CW	.80	.95	+.818		-10.5	-8	-9.240				
PARAMP #2	OPEN	ZERO E	-.02	.02	.000		-.02	.02	+.008 ⁽¹⁾	ADJUST R3 SO (2) = (1)			
	OPEN	BYPASS	1.4	1.6	+1.475		-.02	.02	+.007 ⁽²⁾				
	0.5μA	CCW	-.95	-.80	-.839		-5.6	-4.8	-5.405				
	100μA	CW	.80	.95	+.836		-10.5	-8	-9.078				
PARAMP #3	OPEN	ZERO E	-.02	.02	+.003		-.02	.02	-.001 ⁽¹⁾	ADJUST R4 SO (2) = (1)			
	OPEN	BYPASS	1.4	1.6	+1.434		-.02	.02	.000 ⁽²⁾				
	0.5μA	CCW	-.95	-.80	-.824		-5.6	-4.8	-5.395				
	100μA	CW	.80	.95	+.810		-10.5	-8	-9.057				
UP CONVERTER	OPEN	CCW	-.02	.02	+.007		-.02	.02	-.001 ⁽¹⁾	ADJUST R1 SO (2) = (1)			
	OPEN	CW	4.5	5.5	+5.103		-.02	.02	+.002 ⁽²⁾				
	0.5μA	CCW	-.02	.02	+.007		-5.6	-4.8	-5.092				
	100μA	CCW	-.02	.02	+.006		-10.5	-8	-10.023				

MODULE HISTORY

SERIAL NO.		BIAS MODULE TEST SET DATA, MODULE F1						DATE		BY
COMMENTS										
CIRCUIT		LOAD	POT	MIN	E MONITOR		I MONITOR		COMMENT	
K MIXER	OPEN	CCW		-.02	.02		-.02	.02	(1)	ADJUST R5 SO (2) = (1)
	OPEN	CW		-1.3	-1.1		-.02	.02	(2)	
	10MA	CCW		.09	.11		-10.3	-9.7		
Ku MIXER	OPEN	CCW		-.02	.02		-.02	.02	(1)	ADJUST R6 SO (2) = (1)
	OPEN	CW		-1.3	-1.1		-.02	.02	(2)	
	10MA	CCW		.09	.11		-10.3	-9.7		
PARAMP #1	OPEN	ZERO E		-.02	.02		-.02	.02	(1)	ADJUST R2 SO (2) = (1)
	OPEN	BYPASS		1.4	1.6		-.02	.02	(2)	
	0.5μA	CCW		-.95	-.80		-5.6	-4.8		
	100μA	CW		.80	.95		-10.5	-8		
PARAMP #2	OPEN	ZERO E		-.02	.02		-.02	.02	(1)	ADJUST R3 SO (2) = (1)
	OPEN	BYPASS		1.4	1.6		-.02	.02	(2)	
	0.5μA	CCW		-.95	-.80		-5.6	-4.8		
	100μA	CW		.80	.95		-10.5	-8		
PARAMP #3	OPEN	ZERO E		-.02	.02		-.02	.02	(1)	ADJUST R4 SO (2) = (1)
	OPEN	BYPASS		1.4	1.6		-.02	.02	(2)	
	0.5μA	CCW		-.95	-.80		-5.6	-4.8		
	100μA	CW		.80	.95		-10.5	-8		
UP CONVERTER	OPEN	CCW		-.02	.02		-.02	.02	(1)	ADJUST R1 SO (2) = (1)
	OPEN	CW		4.5	5.5		-.02	.02	(2)	
	0.5μA	CCW		-.02	.02		-5.6	-4.8		
	100μA	CCW		-.02	.02		-10.5	-8		

MODULE HISTORY


RACK:	BIN:	G	SLOT:	13	MODULE:	BIAS - AB and CD	TYPE:	F1		
LIST BY:			WIRE BY:							
CONNECTOR TYPE:			CONNECTOR PAGE:							
PIN	FUNCTION		WIRE		FROM		TO			
1	SMA Ø	"1" ADDRESS	}	CONTROL MODULE						
2	SMA 1	"2" ADDRESS								
3	SMA 2	"4" ADDRESS								
4	SMA 3	"8" ADDRESS								
5C	UP CONV BIAS		}	DEWAR						
6C	PARAMP #2 BIAS									
7C	15 GHZ BIAS <i>KU</i>									
8										
9										
10	+5			POWER BUS						
11										
12										
13										
14										
15										
16	+15		}	POWER BUS						
17	-15									
18										
19	MONITOR OUT			CONTROL MODULE						
20	MONITOR GND									
21										
22										
23										
24										
25										
26	UP CONV BIAS PROG. GND									
27	UP CONV BIAS PROG.			UP CONVERTER PUMP MODULE						
28										
29	GND									
30	23 GHZ MIXER BIAS PROG.			LO MODULE						
NATIONAL RADIO ASTRONOMY OBSERVATORY					PROJ:	DATE:				
TITLE:						REV:				
					DWG. NO.	SHEET OF				

TABLE III - CONTINUED

WIRE LIST

TABLE IV - MONITOR WORDS ADDRESS

DATA SET ADDRESS: 1		LOCATION: Front-End
DATE: 9/26/74		PREPARED BY: SW
ADDRESS	DESCRIPTION	
INPUT LINE NUMBER 6 - AB BIAS MODULE		
140	UP CONV BIAS VOLTAGE	
141	UP CONV BIAS CURRENT	
142	PARAMP 3 BIAS VOLTAGE	
143	PARAMP 3 BIAS CURRENT	
144	PARAMP 2 BIAS VOLTAGE	
145	PARAMP 2 BIAS CURRENT	
146	PARAMP 1 BIAS VOLTAGE	
147	PARAMP 1 BIAS CURRENT	
150	15 GHZ LO MIXER VOLTAGE	
151	15 GHZ LO MIXER CURRENT	
152	23 GHZ LO MIXER VOLTAGE	
153	23 GHZ LO MIXER CURRENT	
154		
155		
156		
157		
INPUT LINE NUMBER 7 - CD BIAS MODULE		
160	UP CONV BIAS VOLTAGE	
161	UP CONV BIAS CURRENT	
162	PARAMP 3 BIAS VOLTAGE	
163	PARAMP 3 BIAS CURRENT	
164	PARAMP 2 BIAS VOLTAGE	
165	PARAMP 2 BIAS CURRENT	
166	PARAMP 1 BIAS VOLTAGE	
167	PARAMP 1 BIAS CURRENT	
170	15 GHZ LO MIXER VOLTAGE	
171	15 GHZ LO MIXER CURRENT	
172	23 GHZ LO MIXER VOLTAGE	
173	23 GHZ LO MIXER CURRENT	
174		
175		
176		
177		




* GROUND PINS 1, 2, 4, 11, 13, AND 14
ON A1 AND A2

NOTES:

- 1) PJK REFERS TO PIN UK ON 42 PIN REAR PANEL CONNECTOR
AND TERMINAL ON CIRCUIT BOARD
- 2) EJK REFERS TO TERMINAL ON CIRCUIT BOARD
- 3) ALL RESISTORS 5% 1/4W UNLESS NOTED

VARACTOR BIAS CIRCUIT
UPCONVERTER
B13170S1
S. Weinreb
Jan. 22, 1975



NOTES


- *GROUND PINS 1, 2, 4, 11, 13, AND 14 ON **A3** AND **A4**.
- 1. PJK REFERS TO PIN JK ON 42 PIN REAR PANEL CONNECTOR
- 2. EJK REFERS TO TERMINAL ON CIRCUIT BOARD
- 3. ALL RESISTORS 5% 1/4W UNLESS NOTED

PARAMP 1 BIAS CIRCUIT

B13170S2

S. Weinreb

Jan. 22, 1975



NOTES

*GROUND PINS 1, 2, 4, 11, 13, AND
14 ON A5 AND A6


1. PJK REFERS TO PIN JK ON 42 PIN REAR PANEL CONNECTOR
 2. EJK REFERS TO TERMINAL ON CIRCUIT BOARD
 3. ALL RESISTORS 5% 1/4W UNLESS NOTED

PARAMP 2 BIAS CIRCUIT

B13170S3

S. Weinreb

Jan. 22, 1975



NOTES


- *GROUND PINS 1, 2, 4, 11, 13, AND 14 ON **A7** AND **A8**
- 1. PJK REFERS TO PIN JK ON 42 PIN REAR PANEL CONNECTOR
- 2. EJK REFERS TO TERMINAL ON CIRCUIT BOARD
- 3. ALL RESISTORS 5% 1/4W UNLESS NOTED

PARAMP 3 BIAS CIRCUIT

B13170S4

S. Weinreb

Jan. 22, 1975




KU MIXER BIAS CIRCUIT

B13170S5

S. Weinreb

Jan. 22, 1975



K MIXER BIAS CIRCUIT

B13170S6

S. Weinreb

Jan. 22, 1975

ADDRESS
CODE

0 UVA CONVERTER

1

2 AMPLIFIER 3

3

4 AMPLIFIER 2

5

6 PAN MIXER 1

7

8 KU MIXER

9

10 K MIXER

11

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

14 "9" "4" 15

15 "2" 16

16 "1" 17

17

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287


288

289

290

291

UPCON RTR




PARAM #3

PARAM #2

PARAM #1

KU MIXER


K MIXER



TEST POINT

TP

P5



TP

P38

TP

TP

P6

TP

TP

P39

TP

TP


P7

TP

TP

P40

TP

MULTIPLEXER
ADDRESS
SWITCHES

BIAS MODULE TESTER

A1317058

S WEINREB

FEB 16, 1975

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

 ELECTRICAL MECHANICALBOM # A13170Z41

REV

DATE

PAGE

1

OF 3MODULE # F1 NAME Bias

DWG #

SUB ASMB

DWG #

SCHEMATIC DWG # _____ LOCATION Front-End QUA/SYSTEM 2 PREPARED BY S.W. APPROVED _____

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	PO
1	A1,A2,A3,A4 A5,A6,A7,A8	National	LH0022CD	IC FET OP AMP	8	52713
2	A9,A10	Raytheon	RC4558DN	IC Dual OP AMP	2	52635
3	All	Analog Devices*	AD7506KN	IC Multiplexer	1	52734
4	D1, D3 D5, D7	Motorola	1N4101	8.2V Zener Diode	4	52635
5	D2,D4,D6,D13 D8,D9,D10, D14	Any	1N459	Diode	6	52635
6	D11,D12	Any	1N936	Diode	2	52635
HARDWARE						
7	---	Robinson-Nugent	ICN-083-S3	8-Pin DIL Socket	2	52771
8	---	Robinson-Nugent	ICN-143-S3	14-Pin DIL Socket	8	52771
9	---	Robinson-Nugent	ICN-286-S1	28-Pin Socket	1	52771
10		E. F. Johnson	105-1050-001	Blue Socket	6	52401
11		E. F. Johnson	105-1044-001	Green Socket	6	52401
12		E. F. Johnson	105-1043-001	Black Socket	1	52401
13		JBT	JMT-123	SPDT Switch	3	
14		Keystone	1562-2	Terminal	50	

*Siliconix DG506BR may be substituted

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

xx ELECTRICAL

MECHANICAL

BOM # A13170Z41

REV

DATE

PAGE

OF 3

RESISTORS

***R14, R15, R22, R23, R24, R25, R32, R33, R34, R35, R42, R43, R44, R45**

BILL OF MATERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

xx ELECTRICAL

MECHANICAL

BOM # A13170Z41 REV DATE PAGE 3 OF 3



Operational Amplifiers

	25-99	100-
LH0022/LH0022C* high performance FET op amp	0 9.90	8.30
LH0042/LH0042C low cost FET op amp	0 5.25	4.45
LH0052/LH0052C precision FET op amp	0 22.50	18.80

general description

The LH0022/LH0042/LH0052 are a family of FET input operational amplifiers with very closely matched input characteristics, very high input impedance, and ultra-low input currents with no compromise in noise, common mode rejection ratio, open loop gain, or slew rate. The internally laser nulled LH0052 offers 200 microvolts maximum offset and $5\mu V/{^\circ}C$ offset drift. Input offset current is less than 100 femtoamps at room temperature and 100 pA maximum at $125{^\circ}C$. The LH0022 and LH0042 are not internally nulled but offer comparable matching characteristics. All devices in the family are internally compensated and are free of latch-up and unusual oscillation problems. The devices may be offset nulled with a single 10k trimpot with negligible effect in offset drift or CMRR.

The LH0022, LH0042 and LH0052 are specified for operation over the $-55{^\circ}C$ to $+125{^\circ}C$ military temperature range. The LH0022C, LH0042C and LH0052C are specified for operation over the $-25{^\circ}C$ to $+85{^\circ}C$ temperature range.

features

- Low input offset current—100 femtoamps max. (LH0052)

- Low input offset drift— $5\mu V/{^\circ}C$ max (LH0052)
- Low input offset voltage — 100 microvolts-typ.
- High open loop gain — 100 dB typ.
- Excellent slew rate — $3.0 V/\mu s$ typ.
- Internal 6 dB/octave frequency compensation
- Pin compatible with standard IC op amps (TO-5 package)


The LH0022/LH0042/LH0052 family of IC op amps are intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents and tightly matched input offsets. The LH0052 is particularly suited for long term high accuracy integrators and high accuracy sample and hold buffer amplifiers. The LH0022 and LH0042 provide low cost high performance for such applications as electrometer and photocell amplification, pico-ammeters, and high input impedance buffers.

Special electrical parameter selection and custom built circuits are available on special request.

For additional application information and information on other National operational amplifiers, see *Available Linear Applications Literature*.


schematic and connection diagrams

Dual-In-Line Package




Order Number LH0022 or
LH0022CD or LH0042D or
LH0042CD or LH0052D or
LH0052CD
See Package 1

Metal Can Package




Order Number LH0022H or LH0022CH or
LH0042H or LH0042CH or LH0052H or
LH0052CH
See Package 11

Flat-Package



Order Number LH0022F or
LH0022CF or LH0042F or
LH0042CF
See Package 3



*Previously Called NH0022/NH0022C

absolute maximum ratings

Supply Voltage	$\pm 22V$
Power Dissipation (see graph)	500 mW
Input Voltage (Note 1)	$\pm 15V$
Differential Input Voltage (Note 2)	$\pm 30V$
Voltage Between Offset Null and V^-	$\pm 0.5V$
Short Circuit Duration	Continuous
Operating Temperature Range LH0022, LH0042, LH0052	$-55^{\circ}C$ to $+125^{\circ}C$
LH0022C, LH0042C, LH0052C	$-25^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (Soldering, 10 sec)	300°C

dc electrical characteristics For LH0022/LH0022C (Note 3)


PARAMETER	CONDITIONS	LIMITS						UNITS	
		LH0022			LH0022C				
		MIN	TYP	MAX	MIN	TYP	MAX		
Input Offset Voltage	$R_S \leq 100 k\Omega; T_A = 25^{\circ}C$		2.0	4.0		3.5	6.0	mV	
	$R_S \leq 100 k\Omega$				5.0		10.0	mV	
Temperature Coefficient of Input Offset Voltage	$R_S \leq 100 k\Omega$		5	10		5	15	$\mu V/^{\circ}C$	
Offset Voltage Drift with Time			3			4		$\mu V/week$	
Input Offset Current	$T_A = 25^{\circ}C$		0.2	2.0		1.0	5.0	pA	
				200			200	pA	
Temperature Coefficient of Input Offset Current				Doubles every $20^{\circ}C$		Doubles every $20^{\circ}C$			
Offset Current Drift with Time			0.1			0.1		pA/week	
Input Bias Current	$T_A = 25^{\circ}C$		5	10		10	25	pA	
				1.0			1.0	nA	
Temperature Coefficient of Input Bias Current				Doubles every $20^{\circ}C$		Doubles every $20^{\circ}C$			
Differential Input Resistance				10^{12}		10^{12}		Ω	
Common Mode Input Resistance				10^{12}		10^{12}		Ω	
Input Capacitance				4.0		4.0		pF	
Input Voltage Range	$V_S = \pm 15V$	± 12	± 13.5		± 12	± 13.5		V	
Common Mode Rejection Ratio	$R_S \leq 10 k\Omega, V_{IN} = \pm 10V$	80	90		70	90		dB	
Supply Voltage Rejection Ratio	$R_S \leq 10 k\Omega, \pm 5V \leq V_S \leq \pm 15V$	80	90		70	90		dB	
Large Signal Voltage Gain	$R_L > 2 k\Omega, V_{OUT} = \pm 10V, T_A = 25^{\circ}C, V_S = \pm 15V$	100	200		75	160		V/mV	
	$R_L = 2 k\Omega, V_{OUT} = \pm 10V, V_S = \pm 15V$	50			50			V/mV	
Output Voltage Swing	$R_L = 1 k\Omega, T_A = 25^{\circ}C, V_S = \pm 15V$	± 10	± 2.5		± 10	± 12		V	
	$R_L = 2 k\Omega, V_S = \pm 15V$	± 10			± 10			V	
Output Current Swing	$V_{OUT} = \pm 10V, T_A = 25^{\circ}C$	± 10	± 15		± 10	± 15		mA	
Output Resistance				75		75		Ω	
Output Short Circuit Current				25		25		mA	
Supply Current	$V_S = \pm 15V$		2.0	2.5		2.4	2.8	mA	
Power Consumption	$V_S = \pm 15V$			75			85	mW	

ac electrical characteristics For all amplifiers ($T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$)



PARAMETER	CONDITIONS	LIMITS						UNITS	
		LH0022/42/52			LH0022C/42C/52C				
		MIN	TYP	MAX	MIN	TYP	MAX		
Slew Rate	Voltage Follower	1.5	3.0		1.0	3.0		$\text{V}/\mu\text{s}$	
Large Signal Bandwidth	Voltage Follower		40			40		kHz	
Small Signal Bandwidth			1.0			1.0		MHz	
Rise Time		0.3	1.5		0.3	1.5		μs	
Overshoot		10	30		15	40		%	
Settling Time (0.1 %)	$\Delta V_{IN} = 10\text{V}$		4.5			4.5		μs	
Overload Recovery			4.0			4.0		μs	
Input Noise Voltage	$R_S = 10\text{k}\Omega$, $f_o = 10\text{Hz}$	150			150			$\text{nV}/\sqrt{\text{Hz}}$	
Input Noise Voltage	$R_S = 10\text{k}\Omega$, $f_o = 100\text{Hz}$	55			55			$\text{nV}/\sqrt{\text{Hz}}$	
Input Noise Voltage	$R_S = 10\text{k}\Omega$, $f_o = 1\text{kHz}$	35			35			$\text{nV}/\sqrt{\text{Hz}}$	
Input Noise Voltage	$R_S = 10\text{k}\Omega$, $f_o = 10\text{kHz}$	30			30			$\text{nV}/\sqrt{\text{Hz}}$	
Input Noise Voltage	BW = 10 Hz to 10 kHz, $R_S = 10\text{k}\Omega$	12			12			μV_{rms}	
Input Noise Current	BW = 10 Hz to 10 kHz	<1			<1			pA_{rms}	

Note 1: For supply voltages less than $\pm 15\text{V}$, the absolute maximum input voltage is equal to the supply voltage.Note 2: Rating applies for minimum source resistance of $10\text{k}\Omega$; for source resistances less than $10\text{k}\Omega$, maximum differential input voltage is $\pm 5\text{V}$.Note 3: Unless otherwise specified, these specifications apply for $\pm 5\text{V} \leq V_S \leq \pm 20\text{V}$ and $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ for the LH0022, LH0042 and LH0052 and $-25^\circ\text{C} \leq T_A < 85^\circ\text{C}$ for the LH0022C, LH0042C and LH0052C. Typ values are given for $T_A = 25^\circ\text{C}$.


auxiliary circuits (shown for TO-5 pin out)




Offset Null

Protecting Inputs From $\pm 150\text{V}$ TransientsBoosting Output Drive to $\pm 100\text{ mA}$

typical applications















Alternate Low Drift Sample















Precision Voltage Comparator

typical performance characteristics




*Noise Voltage Includes Contribution from Source Resistance


typical performance characteristics (con't)




typical applications (con't)




Picoamp Amplifier for pH Meters
and Radiation Detectors




Precision Subtractor for
Automatic Test Gear




Sensitive Low Cost "VTVM"




Ultra Low Level Current Source




True Instrumentation Amplifier



Precision Integrator



Precision Sample and Hold



Re-Zeroing Amplifier

RAYTHEON**MONOLITHIC DUAL HIGH-GAIN
OPERATIONAL AMPLIFIER****4558****DESIGN FEATURES**



- Supply voltage $\pm 18V$
- Continuous Short-circuit protection
- No Frequency Compensation Required
- No Latch-up

- Unity Gain Bandwidth 3MHz
- Large Common-mode and Differential Voltage Ranges
- Low Power Consumption
- Parameter Tracking Over Temperature Range
- Gain and Phase Match Between Amplifiers

The RC4558 integrated circuit is a high gain operational amplifier internally compensated and constructed on a single silicon chip using the planar epitaxial process. It operates from 0°C to $+70^{\circ}\text{C}$.


Combining all of the outstanding features of the 741 with the close parameter matching and tracking of a dual device on a monolithic chip results in unique

performance characteristics. Excellent channel separation allows the use of the dual device in all single 741 operational amplifier applications providing the highest possible packaging density. It is especially well suited for applications in differential-in, differential-out as well as in potentiometric amplifiers and where gain and phase matched channels are mandatory.

SCHEMATIC DIAGRAM**CONNECTION INFORMATION**

TE Metal Can Package
(Top View)

Order Part No.:
RC4558T



DN Dual In-line
Plastic Package
(Top View)

Order Part No.:
RC4558DN

MONOLITHIC DUAL HIGH-GAIN OPERATIONAL AMPLIFIER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 18V$	500mW
Internal Power Dissipation (Note 1)		$\pm 30V$
Differential Input Voltage		$\pm 15V$
Input Voltage (Note 2)		$\pm 15V$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$	
Operating Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$	$300^{\circ}C$
Lead Temperature (Soldering, 60s)		Indefinite
Output Short-circuit Duration (Note 3)		

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_{cc} = \pm 15V$ unless otherwise specified)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	$R_s \leq 10 k\Omega$		0.5	6.0	mV
Input Offset Current			5.0	200	nA
Input Bias Current			40	500	nA
Input Resistance		0.3	5.0		M Ω
Large-Signal Voltage Gain	$R_L \geq 2 k\Omega$ $V_{out} = \pm 10V$	20,000	300,000		
Output Voltage Swing	$R_L \geq 10 k\Omega$	± 12	± 14		V
	$R_L \geq 2 k\Omega$	± 10	± 13		V
Input Voltage Range		± 12	± 14		V
Common Mode Rejection Ratio	$R_s \leq 10 k\Omega$	70	90		dB
Supply Voltage Rejection Ratio	$R_s \leq 10 k\Omega$		30	150	$\mu V/V$
Power Consumption			105	170	mW
Transient Response (unity gain) Risetime	$V_{in} = 20 mV$ $R_L = 2 k\Omega$ $C_L \leq 100 pF$		0.13		μs
Transient Response (unity gain) Overshoot	$V_{in} = 20 mV$ $R_L = 2 k\Omega$ $C_L \leq 100 pF$		5.0		%
Slew Rate (unity gain)	$R_L \geq 2 k\Omega$		1.0		V/ μs
Channel Separation	$f = 10 kHz$ $R_s = 1 k\Omega$		105		dB
Equivalent Noise Voltage Referred to Input	$A_V = 100$ $R_s = 1 k\Omega$ $BW = 1 Hz$		10		$nV(Hz)^{1/2}$
Unity Gain Bandwidth (open-loop)			3.0		MHz
The following specifications apply for $0^{\circ}C \leq T_A \leq 70^{\circ}C$ unless otherwise specified.					
Input Offset Voltage	$R_s \leq 10 k\Omega$			7.5	mV
Input Offset Current				300	nA
Input Bias Current				800	nA
Large-Signal Voltage Gain	$R_L \geq 2 k\Omega$ $V_{out} = \pm 10V$	15,000			
Output Voltage Swing	$R_L \geq 2 k\Omega$	± 10			V
Power Consumption	$V_s = \pm 15V$				
	$T_A = 70^{\circ}C$		90	150	
	$T_A = 0^{\circ}C$		120	200	mW

NOTES:


- Rating applies for ambient temperatures to $+25^{\circ}C$; derate linearly at $6.4 mW/{\circ}C$ for ambient temperatures above $+25^{\circ}C$.
- For supply voltages less than $\pm 15V$ the absolute maximum input voltage is equal to the supply voltage.
- Short-circuit may be to ground, one amplifier only. $I_{sc} = 45mA$ (typical).

MONOLITHIC DUAL HIGH-GAIN OPERATIONAL AMPLIFIER

TYPICAL ELECTRICAL DATA



TYPICAL ELECTRICAL DATA





CMOS 8 and 16 Channel Analog Multiplexers

PRELIMINARY DATA SHEET

AD7506/AD7507

FEATURES

- R_{ON}
- Power Dissipation
- TTL/DTL/CMOS Compatible
- Break Before Make Switching
- Silicon Nitride Passivation
- Replaces DG506/DG507

300 Ω

1.5 mW

GENERAL DESCRIPTION

The AD7506 is a monolithic CMOS 16-channel analog multiplexer packaged in a 28-pin DIP. It switches a common output to one of 16 inputs, depending on the state of four address lines and an "enable". The AD7507 is identical to the AD7506 except it has two outputs switched to two of 16 inputs depending on three binary address states and an "enable".

The AD7506 and AD7507 are excellent examples of a high breakdown CMOS process combined with a double layer interconnect for high density. Both units are silicon/nitride passivated featuring increased stability and reliability.

ORDERING INFORMATION


AD7506J :	0°C to +75°C
AD7506K :	0°C to +75°C
AD7506S :	-55°C to +125°C
AD7506T :	-55°C to +125°C
AD7507J :	0°C to +75°C
AD7507K :	0°C to +75°C
AD7507S :	-55°C to +125°C
AD7507T :	-55°C to +125°C

PACKAGE VERSIONS


Suffix "D": 28-pin Ceramic DIP

PIN CONFIGURATION (TOP VIEW)

AD7506




AD7507




FUNCTIONAL DIAGRAMS

AD7506



AD7507



TRUTHTABLE

AD7506

A ₃	A ₂	A ₁	A ₀	EN	SWITCH
0	0	0	0	0	1
0	0	0	1	0	2
0	0	1	0	0	3
0	0	1	1	0	4
0	1	0	0	0	5
0	1	0	1	0	6
0	1	1	0	0	7
0	1	1	1	0	8
1	0	0	0	0	9
1	0	0	1	0	10
1	0	1	0	0	11
1	0	1	1	0	12
1	1	0	0	0	13
1	1	0	1	0	14
1	1	1	0	0	15
1	1	1	1	0	16
X	X	X	X	0	NONE

AD7507

A ₂	A ₁	A ₀	EN	SWITCH PAIR
0	0	0	0	1&9
0	0	1	0	2&10
0	1	0	0	3&11
0	1	1	0	4&12
1	0	0	0	5&13
1	0	1	0	6&14
1	1	0	0	7&15
1	1	1	0	8&16
X	X	X	0	NONE

ABSOLUTE MAXIMUM RATINGS

V _{DD} (to GND)	+17 V
V _{SS} (to GND)	-17 V
Switch Voltage (to V _{SS})	+27 V
Digital Input Voltage Range	V _{DD} to GND	
Switch Current	10 mA
Power Dissipation (Package)	
To +70°C	1200 mW
Derate Above +70°C by	10 mW/°C
Operating Temperature	-55°C to +125°C	
Storage Temperature	-65°C to +150°C	

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062
Tel: 617/329-4700 TWX: 710/394-6777

SPECIFICATIONS (V_{DD} = +15 V, V_{SS} = -15 V unless otherwise noted)

PARAMETER	VERSION	SWITCH CONDITION	@ 25°C			Over Specified Temp. Range		UNITS	TEST CONDITIONS
			MIN	TYP	MAX	MIN	MAX		
ANALOG SWITCH									
R _{ON}	J, K S, T	ON ON		300	+50 400		550 500		V _S = -10 V to +10 V, I _S = 1 mA
R _{ON} vs. V _S	All	ON		15				%	
R _{ON} vs. Temperature	All	ON		0.5				%/°C	
R _{ON} Between Switches	All	ON		4				%	V _S = 0 V, I _S = 1 mA
R _{ON} Between Switches vs. Temperature	All	ON		0.05				%/°C	
I _S	J, K S, T	OFF OFF		0.05	5 1		50 50	nA	
I _{OUT}	AD7506	J, K S, T	OFF OFF	0.3	20		500 500	nA	
	AD7507	J, K S, T	OFF OFF	0.3	10		250 250	nA	
	AD7506	J, K S, T	ON ON	0.3	20		500 500	nA	
	AD7507	J, K S, T	ON ON	0.3	10		250 250	nA	
DIGITAL CONTROL									
V _{INL}	J, S					3.0	0.8	V	
V _{INH}	K, T					2.4		V	Note 2
I _{INL} or I _{INH}	All				10		30	μA	
C _{IN}	All			3				pF	
DYNAMIC CHARACTERISTICS									
t _{transition}	J, S K, T			700				ns	
				700	1000			ns	V _{IN} : 0 to 3.0 V
t _{open}	All			100				ns	
t _{on(En)}	J, S K, T			0.8		1.5		μs	
t _{off(En)}	J, S K, T			0.8		1		μs	V _{EN} : 0 to 3.0 V
"OFF" Isolation	All			70				dB	V _{EN} = 0, R _L = 200 Ω, C _L = 3.0 pF, V _S = 3.0 VRMS, f = 500 kHz
C _S	All	OFF		5				pF	
C _{OUT}	All	OFF		40				pF	
C _{S-OUT}	All	OFF		0.5				pF	
C _{SS} Between Any Two Switches	All	OFF		0.5				pF	
POWER SUPPLY									
I _{DD} (Standby)	J, K S, T	OFF OFF		0.05	1		2	mA	
I _{SS} (Standby)	J, K S, T	OFF OFF		0.05	1		2	mA	
I _{DD}	J, K S, T	ON ON		0.3	1		2	mA	
I _{SS}	J, K S, T	ON ON		0.05	1		2	mA	
PRICE (1-49)	AD7506	J		38.00				\$	
		K		40.00				\$	
		S		76.00				\$	
		T		80.00				\$	
	AD7507	J		38.00				\$	
		K		40.00				\$	
		S		76.00				\$	
		T		80.00				\$	

NOTES:

1. Specifications subject to change without notice.
2. A pull-up resistor, typically 1–2 kΩ is required to make the J and S versions compatible with TTL/DTL. The maximum value is determined by the output leakage current of the driver gate when in the high state.

