VLA TECHNICAL REPORT #16

DIGITAL DELAY AND MULTIPLIER SYSTEM TWO ANTENNA PROTOTYPE

OBSERVER'S MANUAL

A. M. Shalloway and R. P. Escoffier May 1975

I. INTRODUCTION

The digital delay and multiplier system, under instructions from the on-line computer system:

a. accepts digitized data from the samplers,

b. delays the data,

c. cross multiplies the data,

d. preprocesses the data,

e. and transmits the data to the on-line computer system.

This report will describe, in block diagram form, the system's theory and operation. Although the operation is completely automatic once the power switches are turned on, it is felt that many observers will want to know the systems theory of operation to know its influence on their total VIA results; and if there is a question about the systems operation, the observer may want to know how to run some of the diagnostic tests.

This report is divided into six sections:

- a. Introduction
- b. Specifications
- c. Digital Delay System
- d. Multiplier System
- e. System Controller
- f. Appendix

There are only two main interfaces, the input from the samplers and the input-output to the on-line computer system. The only other connections are a 100 MHz clock and a data invalid signal from the VLA L2 and L8 modules in control room rack M. The data invalid signal will henceforth, in this report, be referred to as blanking time (BT) signal, as that is its main purpose in the system.

II. SPECIFICATIONS

1. Detailed Specifications
Number of Antennas: 2
Bandwidth per Signal: 50 MHz (actual input = 49 MHz)
Multiplication Rate: 100x10⁶ per second
Signal Composition: 2 bits, 3 level
Sensitivity Relative to a Continuous Correlator: 0.81
Delay Resolution: Digital = 10 ns
Analog (before samplers) = 625 ps
Range of Delays: 70 ns to 163.83 ms

Timing Rates and Periods: Maximum rate at which delay lines may be changed = 19.2 times per second

(52.08333 ms period).

Continuous Integration Period: 50.48 ms.

Blanking Time: 1.60333 ms. Maximum number of Integration Periods that can be stored in System Controller: 6 (13 with modification of System Controller).

Dump Time to Computer: n(52.08333)where n = any integer from 1 to 6. (1 to 13 with modification of system controller).

2. Breakdown of Antenna Outputs, Delays and Multipliers

Antennas: Each antenna will produce two right (R) and two left (L) polarization outputs. The two signals for each polarization will consist of two adjacent 49 MHz bandwidth signals (hereafter referred to as A and B). Each signal produces a sine (S) and cosine (C) output from the samplers. Thus there are a total of sixteen signals (two bits, three levels each) to be delayed:

Alls Blis Airs Birs AllC Blic Airc Birc A2LS B2LS A2RS B2RS A2LC B2LC A2RC B2RC

Delays: Each sampler signal output requires two delay cards - one for each bit. Because the sine and cosine signals are generated just prior to the samplers, associated sine

2. (continued)

Delays:

: (continued)

and cosine signals (e.g. AlLS and ALLC) from the same antenna receive the same delay. Therefore in the digital delay system there are 8 different delays possible; thus the system is designed with 8 control units which control the delay for 16 delay lines which consist of 32 delay cards (one card per bit).

Multipliers: The following multiplications are provided:

SIN x COS for each signal - total of eight. SELF MULTIPLICATIONS (e.g. ALRS x ALRS) for each signal - total of sixteen. CROSS MULTIPLIERS - consist of the following sets for each of the 49 MHz bandwidths (A & B): lRS x 2RS lRS x 2RC lLS x 2LS lLS x 2LC lRC x 2LC lRC x 2LS lLC x 2RC lLC x 2RS One contains the delays, multipliers and integrators.

Racks:

2. One contains the delays, multipliers and integrators. The other contains the System Controller and the samplers.

III. DIGITAL DELAY SYSTEM

The Digital Delay System provides variable delays for each of the 32 digital outputs of the sampler system. Each of the sampler digital outputs is a 100 MHz data rate ECL logic signal. The logic to provide 0 to 163.83 μ s of delay in 10 ns increments for a single 100 MHz logic signal is contained on a single multilayer delay line card. The 32 delay line cards and associated control logic cards are interconnected on two multilayer mother boards. See Figure III-1.

The sampler outputs consists of groups of 4 signals that correspond to two bits each for two quadrature signals. Since these four digital outputs have a common analog path equal delays are provided thru the four corresponding delay line cards. The delay programming signals for four delay line cards thus come from common control logic. The logic required to provide control for two independent groups of four delay line cards is contained on a single multilayer PC card. This card accepts, for each quad of delay line cards, a 20-bit delay program word that contains 14 bits of delay information and several bits of program data. The 14 bit delay word is a binary progression to program the 0 to 163,830 ns delay with the LSB being weighted at 10 ns. Each delay line has a minimum thru-put time of approximately 40 µs, thus a delay line thru-put varies from 40 to 203.83 µs in 10 ns steps.

Each delay line card contains ECL, TTL, and MOS logic to optimize cost and performance, bulk delay being provided in low speed parallel path MOS logic, intermediate resolution at higher speed TTL circuits and the fine 10 ns timing accomplished in ECL logic. Each delay line card has a single 100 MHz logic undelayed input port and two auxiliary digital inputs to allow system testing capacity and self healing capability. Delay card outputs include an undelayed output to allow self test capability and eight parallel delayed digital outputs to provide fan out to the many multiplier loads.

The self test and self healing feature is accomplished by having a quad of unassigned delay line cards to verify correct operation. The test delay line inputs are connected through an input multiplexer to the undelayed output of any given dedicated delay line and its output checked against that of the dedicated delay line. If error is indicated the test delay line is itself checked against the other delay lines and if satisfactory operation is indicated the delayed output of the test delay line is substituted for that of the delay line under test. The cabling delays encountered in such an arrangement require that the delay used to program the test delay line be smaller by a constant number than the delay used to program the delay line under test, hence a minimum delay value equal to this constant (70 ns) is required by the delay system and the delay range of the delay system is more accurately stated as 70 to 163830 ns in 10 ns increments.

Included in the self test circuitry is a multiplier test capacity. The cabling used to carry data, from test delay lines, that is to be substituted for that of detected bad delay lines can also be used to carry the logic data of a pseudorandom data generator. By substituting this data for all delay line outputs all multipliers can be made to see identical data inputs and their outputs checked for uniformity. Thus all multipliers, including the sine-cosine multipliers, will produce the same integration results. The 8-wired self multipliers are an exception to the above statement since wired self multipliers have only one set of inputs and their integration result, during multiplier test, will be themselves uniform but different from all other multiplier results.

Advantage is also taken of the fact that all delayed outputs of the delay system appear at the GO/NO GO detector of the delay line self test circuitry. The sine-cosine outputs of each antenna are multiplied together at this point to provide calibration information for the VLA computer. Since the sine-cosine multiplier results are not needed continuously only two sinecosine multipliers exists and their inputs are time shared between the antennas. These two sine-cosine multipliers are always connected in parallel and provide redundant information about the same sampler.

In general a 300 ms dump time is used and between each dump time the four delay line cards of one of the eight samplers is paralleled and checked by the test delay lines and their sine-cosine multiply product integrated. During the next dump time the next four delay line cards in line are checked and their sine-cosine product integrated. A closed loop of 27 sets of four delay line cards around which the test delay lines circulate exists in the hardware. In the two antenna system only eight of these 27 stops have active data; thus delay line test and sine-cosine integration produce valid information 30% of the time. If a bad delay line is detected and exchanged, the sine-cosine cycle is still performed and this information is not lost.

If more than one delay line is flagged as defective by the test delay lines in their circulation thru the system the System Controller will take this as an indication that the test delay line is itself defective and substitution is inhibited.



IV. MULTIPLIER SYSTEM

A two bit, three level digital signal is produced by the samplers. For details on this type of signal, reference should be made to:

> Australian Journal of Physics; <u>Correlators With Two-Bit Quantization</u>, B.F.C. Cooper; 1970, 23, p.521-7.

The output code of the samplers indicate that the signal is in one of three levels as follows:

LEVEL OF SIGNAL(S)	ASSIGNED VALUE	0	UTPUT OF SAL	CODE	21 - 11 	A
			Al	AO		Ē
S > +0.612 RMS of Signal	+1		0	1		7
-0.612 RMS < S < 0.612 RMS	0		0	0		
-0.612 RMS > S	-1		1	0		

Arbitrary Designations: M=MSB L=LSB A= Antenna Number

The value 0.612 was obtained from the above reference along with the assigned values of +1, 0 and -1 to provide the best combination of digital simplicity and high receiver sensitivity.

The output code is chosen arbitrarily to simplify the logic. A normal multiplication table for the above would be:

ANT. A \rightarrow ANT. B \downarrow	-0	0	+1
-1	+1	0	-1
0	0	0	0
+1	-1	0	+1

To perform this multiplication and integrate the results would require reversible counters. To simplify the system, an altered multiplication table is used in which +1 is added to each multiplication result:

	Al A0 (output code) →	10	00	01
B1 B0 (output code) ↓	ANT. A \rightarrow ANT. B \downarrow (output value)	-1	0	+1
10	-1	2	1	0
00	0	1	1	1
01	+1	0	1	2

The control section can correct for this change simply:

$$v_n - v_s = v_n$$

where V'_{\perp} = results of integration of multiplier N after a period T,

(IV-1)

A block diagram of the multiplier card is shown in Figure IV-1A. Each multiplier card contains 14 multipliers. One multiplier is a self multiplier and thirteen multipliers are cross multipliers. This arrangement and the arrangement of the mother boards in the system were designed for the final system of 27 antennas. Because of this, an optimum arrangement of multipliers for two antennas is not obtained, and there are many redundant and illegal multiplications generated, which are ignored.

A block diagram of one multiplier and its integrator is shown in Figure IV-1B. As can be seen, the first seven-least significant-stages of the integrator are thrown away. Nineteen stages - one of which is considered an overflow-bit are saved and sent to the core computer.

With a minimum integration period of 50.48 ms:

RMS NOISE =
$$\sqrt{fs \cdot I} = \sqrt{(10 \times 10^7)(50.48 \times 10^{-3})^2} = 2247$$
 (IV-2)

where fs = sampling frequency, I = integration period.



NOTE: += LOGIC "AND"; += LOGIC "OR"; A LOGIC ! (OR TRUE) ON THE COUNTER COUNTROL CAUSES IT TO COUNT WHEN A CLOCK OCCURS.

FIGURE IN-IA



NOTE: IF 2° = I AT THE BEGINNING OF BT, THERE WILL BE A CARRY TO 2' WHEN BT RESETS 2°.

FIGURE IX - IB MULTIPLIERS & INTEGRATORS

$$2247 > 2^{11}$$

(IV-3)

Therefore, the eleven least significant bits of the counters (integrators) contain mostly noise. By throwing away only seven of the least significant bits, we are introducing very little error in the final results.

As shown in Figure IV-1B, the two counter flip-flops associated with the multiplier are reset every BT. The remaining counters are reset each DT after the data is removed from the counters. The Vs counters are not reset at any time, their inputs are merely gated off during BT and DT. The Vs counter is a 19 stage counter (one of which is considered an overflow bit) fed by the system 100 MHz clock.

In systems beyond the prototype, some multiplier outputs will have to be negated because of the resultant multiplication received due to hardware considerations as shown in the following table:

MRS	х	NRC	=	-	NRS	x	MRC	
MLS	x	NLC	Ħ	-	NLS	x	MLC	where M and N represent
MRC	x	NLS	=	-	NLC	x	MRS	two different antennas.
MLC	x	NRS	a	_	NRC	x	MLS	

In the prototype this need only be done on certain redundant multipliers which are not normally used. When the multipliers are negated, the result sent to Core computer is in one's complement instead of two's complement. The reasoning for this and for the fact that the Vs counteres are not reset are covered in a memo dated March 6, 1975, to A. Shalloway from B. Clark, Subject: Systematic Effects in the VLA Correlator.

If pulsar observations are to be made with the VLA, certain limitations must be considered. The following statements assume that the necessary hardware changes could be made to change the VLA timing beyond those listed in the specifications of Part II. To send a full set of multipliers associated with 27 antennas from the delay-multiplier system to the computers require approximately 25 ms. Therefore, in the final system, unless a smaller number of multipliers is acceptable, the minimum integration period would be 25 ms. In the prototype, the transfer of multipliers to the computers is less than 2.5 ms. If we consider a minimum integration time of 5 ms - which will cover practically all pulsars - we obtain an RMS noise of:

RMS NOISE =
$$\sqrt{(10 \times 10^7)(5 \times 10^{-3})} = 710.5 > 2^9$$
 (IV-4)

Therefore, since we throw away seven bits, observations could be made but with some error influencing the final results.

V. SYSTEM CONTROLLER

The System Controller (SC) is a computer which can be programmed to a limited extent by changing programmable read only memories (PROM's). The SC is electrically between the sampler-delay-multiplier systems and the on-line computing system. It performs the following control, test and display functions:

1. CONTROL:

a. Distributes delay values to delay line control cards and samplers every blanking time (BT).

b. Disables delay card outputs as required.

c. Inverts sampler output signals as required.

d. Detects delay line GO/NO GO errors and transmits the data to the front panel and the core computer. Makes a decision about the cause of the error, and if it is one or more delay line cards associated with one output from one antenna, substitutes the test delay line(s) for the defective line(s).

e. Accepts the integrated data from the multipliers, and Vs counters every dump time (DT) and stores the data.

f. Checks the Vs data to upper and lower limits. If the Vs data is out of specification, the theoretical value, which the data should be for the integration period being used, is substituted for the bad data.

g. Subtracts the Vs value from each multiplier value. This returns the multiplier value to normal as indicated by equation IV-1.

h. Transmits all necessary data to the core computer once per DT.

i. Receives from the core computer, the delays and other data once per BT.

2. TEST:

Tests may be carried out by use of the CRT terminal or the Monty computer. A special message from the Boss computer to the SC will turn over the CRT terminal input of the SC to the Monty computer (see Appendix). Monty computer can then carry out the tests, and the communications between the Monty computer and the SC can be monitored by the SC's CRT terminal if it is put "on-line". A summary of the tests possible are:

a. Enter a control word (computer word 0, see Appendix).

b. Enter delays into one or more delay lines and samplers.

c. Lock up test delay lines so they continually check one set of delay lines.

d. Replace from one to four delay cards of a set-associated with one output from one antenna-with the test delay cards.

e. Run a multiplier test. In this test a random noise generator is fed into all multipliers and aknown output is obtained.

f. Runs a delay line test by varying the delay in a known fashion to test all possible combinations of delay. This may be done on one delay line set continuously; that is, the test is run over and over again. It may also be set to rotate to the next delay line set as soon as the test is completed on the first set, and continue this procedure until stopped.

Certain tests are running all the time in normal operation: These are:

a. Comparison of test delay lines with operating delay lines as described in Section III.

b. Tests every DT of Vs values to see that they are within specified limits.

c. Parity checks - VLAC to SC, SC to VLAC, temporary storage to SC, and CRT terminal to SC.

d. Overflow of Vs and multiplier counters.

e. System monitor section of the SC, checks all voltages, 100 MHz clock amplitudes and temperatures throughout the racks.

f. SC clock oscillator. If this oscillator misses a cycle, a monitoring system switches over to a spare oscillator and the system continues to operate.

As part of the testing capabilities, the CRT terminal can display much of the information contained in the delay-multiplier system. The front panel of the SC is designed as a diagnostic device only. If an error is detected, one of the lights in the column of lights on the left will light up, the ring of lights around the alarm will light up and the alarm will sound. This will indicate the area of the problem and the CRT terminal display can then be used to pinpoint the problem. To stop the alarm but leave the lights on, depress the switch below the alarm. To test the alarm and lights depress the "indicator test" button in the left column of switch-lights. After a fault has been repaired, the lights and stored indicating data can be reset by depressing and holding the appropriate switch in the left column while simultaneously depressing <u>momentarily</u> the "function reset interlock" switch on the right side of the panel. As soon as the "function reset interlock" light goes out, the switch in the left column may be released.

A summary of the CRT terminal displays possible are:

- a. Control word
- b. Multipliers
- c. Delays
- d. System Monitor
- e. GO/NO GO Data
- f. VLAC \rightarrow SC Parity Error Address
- g. Addresses of Multipliers Requested

A switch on the left of the power control panel, just above the system controller, connects the CRT terminal to either the SC input or the Monty computer input. A light above the switch indicates the connection. If Core computer connects the Monty computer to the SC's CRT interface, it over-rides the switch and both the upper and lower portion of the light is illuminated.

CRT terminal entries required for all of the previously described tests and displays are covered in the specification in the index. This specification also describes all data transferred between the VLAC and the SC.

NATIONAL RADIO ASTRONOMY OBSERVATORY Charlottesville, Virginia VERY LARGE ARRAY PROJECT

SPECIFICATION NO.: A13500N3, Rev. B

<u>NAME</u>: Communications Between Digital Delay-Multiplier System and VLA Synchronous Computers

DATE: May 8, 1975

PREPARED BY: APPROVED BY:

DESCRIPTION:

All data between the Digital Delay-Multiplier System and the VLA Synchronous Computer (VLAC) will be controlled by a unit referred to as the System Controller (SC), which is the interface into and out of the Delay-Multiplier System. The only exceptions are monitored from the Samplers and, in the two antenna systems, one analog signal which is a combined total power signal. The exceptions will not be covered by this specification.

A block diagram of the communication system is shown in Figure 1. Two System Controllers (SC) are shown -- one for each 50 MHz system. In the prototype -- two antenna system -- there is only one SC, and all delays and multipliers are handled as though they were in the left polarization rack.

The System Controller CRT can be switched between the System Controller and Monty Computer. Thus the CRT can be used to communicate with the computer system in the same manner as other CRT's in the VLA. A CRT output of Monty Computer can also communicate directly with the SC. This connection is made whenever bit 2^2 (C) of the first word sent by Boss Computer to SC is a 1. This mode allows the on-line computer system to control the SC tests in the same manner that the SC's CRT terminal controls tests. The data input to the SC's CRT terminal controls tests. The data input to the SC's CRT terminal controls to the SC's CRT input required for each test is listed in Table 6. Table 5 shows how Monty Computer could receive data back through its CRT input; however, this mode is not required by the on-line computer system since the same data is available to Core Computer via its connection to the SC. Table 7 is the format for Table 5.

To operate the SC in test mode, Boss Computer should send two complete sets of data as shown in Tables 2 and 4. In addition to delay data, the two sets should contain the following: First Set of Data:

Word 0: A=1, B=1, C=1

Words 55 ····: Multiplier Sets Desired During Test Second Set of Data:

Word 0: A=0, B=0, C=1

DO NOT SEND WORDS 55 THRU 405. (55 thru 60 in case of prototype). Each of the communication networks to the Core computers and from the Boss computer consists of three signals:

1. Clock - maximum of 5 MHz

- 2. Data
- 3. Ready Line

The inputs to Core Computers are double buffered and when one buffer is full and the second begins receiving data the Ready Line changes state to "Not Ready". The sending block continues to send to the end of the present word, then stops and waits for the line to go "Ready" again.

Each of the three lines are twisted pair coaxial cable (RG-22) which is driven and received differentially with ECL logic. The transmission system has been tested with 500 ft. of cable and operation was excellent with considerable safety margin.

Tables 1 through 4 list all data transmitted to and from the System Controller, excluding the CRT, as follows:

Table 1 - Final System	-SC to VLAC
Table 2 - Final System	-VLAC to SC
Table 3 - Two Antenna System	-SC to VLAC
Table 4 - Two Antenna System	-VLAC to SC

The following rules are to be observed:

- No transmission of data from VLAC to SC is to occur during blanking time. Therefore during blanking time the ready line from SC to VLAC is held "not ready".
- Data transmission from VLAC to SC can be absorbed at the maximum rate (5 MHz clock rate) by the SC.

- 3. The block of data (VLAC to SC) shown in Tables 2 and 4 must be sent complete between two adjacent blanking times. This includes the first block sent before an observation is begun.
- 4. After a dump time, data from SC to VLAC may be taken at any rate and may extend across blanking times, but must be completed at least 2 microseconds prior to the beginning of the next dump time. Dump Time refers to the blanking time following completion of an integration period by the multipliers. Blanking time is referred to in the VLA system as "data invalid time" (1.603 ms).
- 5. Format of data in both directions:

000000, P, D₂₃, D₂₂ D₁, D₀, 1

P = parity $D_n = data$ $D_o = LSB$ $D_{23} = MSB$ l = start bitTransmission is serial, starting at "l". A minimum of one clock time will exist between words. The clock from SC to VLAC will be continuous (5 MHz, 80 ns positive, 120 ns negative - negative going edge centered on data bit at transmitter). The clock from VLAC to SC same as above except discontinuous -32 clock pulses per 32 bit data word. The data word length and number of clock pulses may be as short as 30, leaving off the last two zeros.

- 6. For each observation the VLAC will send a block of data between every set of blanking times, the first being before the blanking time which precedes the start of an observation (integration) and the last being before the blanking time which follows the end of the observation (integration).
- The relationships between when the different sets of data sent to the VLAC are obtained and to what they apply is shown in Figure 2.
- The delay data should never contain a delay value of less than
 70 ns.
- 9. Data in the tables which indicate errors such as parity, overflow, etc. - are indicated thus:

NO ERROR = 0 ERROR = 1

-3

NAL SYSTEM SYSTEM CONTROL VLAC (COREALB) P. 1 OF 3 CORE INPUT SC-RAM NUMBER COMPUTER BIT ADDRESS WORD. NO. 2322212019 1817 161514131211 1098765432101 DESCRIPTION DECIP CTPL. 0000GH4L4H3L3H2L2HILISTSSSAP2PIPGFEDCBA (A=0 UPDATE DATA-EVERY 50 mis. 0 C A=1 INITIATION DATA-START OF OBSERVATION LOR H=O DENOTES B=O STOP OBSERVATION ON NEXT BT. B=1 START OR CONTINUE OBS. ON NEXT BT. VS COUNTER IN C=1 COMPUTER TEST-CONTROLLED BY TOLERANCE . MONITY COMPUTER THROUGH CRT TERMINAL. L=1 COUNTER BELOW LOW TOLERANCE D=| PARITY ERRORS RECEIVED BY VLAC E= | OBSEVATION STOPPED MANY PARITY ERKORS H=1 COUNTER ABOVE F=1 DELAY-MULTIPLIER SYSTEM LOCAL TEST HIGH TOLERANCE P. P. B = DUMP PERIOD - BINARY NUMBER LI, HI REFER TO IVS 1=50; 2=100; 3=150; 4=200; 5=250; 6=300 ms. 11 11 2Vs L2, H2 SA= DisABLE NEGATIVE SAMPLER ETC; SS=1 DISABLE POSITIVE SAMPLER ST- SPARE SAMPLER BIT - ALWAYS = 0 G=O SET 1 NOTE: IF VS IS WITHIN TOLERANCE, GALTERNATES SETWEEN O&I BETWEEN OBSERVATIONS. VSIN USED G = ISET 2 VS'A USED 0000000000000000000000000000000000 SPARE WURD 2345 2 3 4 400P\$ SD18-SET2- (LCXRS) VS -DOSET 1-(LSXLS) Ve OOPØSD18----POSET1-(LCXRC)VS SET2-(LSXLC)VS 5 6 6 Po SET1-(RS*RS)Vs SET2-(RC*LC) Vs GOOPOSDI8 Po SET-1-(RC*LS) Vo SET 2-(RS-RC) Vo 7 700PØSD18 7 10 11 00000 OSPARE 12 Ó WOKN 00000 SPARE WCRD 13 2 OOP ØS PISDINDIEDE DIADISDIDUDIODO DO DO DO DO DADO DIDE MULTIPLIER 1 L NLSXNLC NLSXNLC $1300PPSD_{IR}$ Do MULTIPLIER 2 L NRSXNRC 1400PØSD18-Do MULTIPLIER IR 1500PØSD0 MULTIPLIER 2 R NRSXNRC 7 S NOTE - IN all computer words from 12 through 3939 the Dis bit is obtained by using the overflow bit to S=SiGN form a 19 bit Vn word before subtracting Vo. Q=OVERFLOW P=PARITY ISTERAGE T 75 and A.M. SHALLOWAY

									FI		1 -	S		57	- 1	2		(I	,	: - E	1 4	L !		;			
			SY	57	TEI	M	CO	N7	RO	2LL	EF	7		->	V	1L	AC	1. (COF	RE .	AZ	(B)					
1	CORE IN	UPUT	4 6			•••••						09-44-55 1		1	Т			•					•		P.2	OF .	3
	COMPUT	TER	• •	1 1	*.41 * T	B	17	- N	VUI	MBL	ER		•					•+ • •		• • • • • • • •		~~.44 -un				SC -	RAM
	WORD	NO.	23 23	2/ 2	0 19	18 17	16 15	- 14 1	3 12 1	1 10	98	76	5	43	21	0			DE	SC	R	IPT	TIO	N		OCTAL	DECIMAL
	na na na na na	16	01	P	051	DreD	DIG DI	DuD	Din L	DUD	Do Do L	Dy D	Dol	DID3	D.D	, Do	IR	S	x /	RS				and a sea offered of	Å	20	16
		17	0 j	PO	ØSI	Dio					, u.			- ·		D	IR	S	x []	RS	-					21	17
		8	01	PQ	0 SL),				{		· ; ·····			· ·	D	IL	S	x j	45		1			- L	22	18
	· '	19	oi	PO	556),o	· · · · ·		- ÷	÷		,	÷.	-;		D	II	S	xi	25					Ø	23	19
		20	oi	PG	12 ¢	\hat{y}_{κ} -						i		: :		D_{2}	IR	C	xi	RC				Ŷ	ЦШ	24	20
		21	oi	Pa	556	20 -				i i		•	а с 1	1 1	·	D_{2}	IR	0	x I	RC					10.1	25	2/
		2 2	01	Pa	051	70	···	÷.,		1 I 1 4				i -		D_{2}	12	C	х'Г	ic					SA	26	22
		5.3	01	Pa	551	5,	.,		1 1			-	i.	- 1		D_	17	C	xI	TC		7		3	Ĭ	27	23
		54	δİ	Pa	551	Dis .			- -		i i Sterie					Do	ZR	S	x 2	RS	•		*		7	30	24
	-	7 1	•••	1 F	•	10				Ļ		÷					- / \	.		1.0	. ÷				20		T
		ļ.			2			£				-		-		•			į.		÷						
	23	31,	01	Pa	054	Dia	·	• ··		• . 			ı	, e		D	271	C	x 27	1LC					. ¥	347	231
	23	32	TO	P 0	0 SL	7,8	nanan - ma drada n ananan - N an	n an		· · · · · · · · · · · · · · · · · · ·	···· •	i !				D _o	IR	S	x 2	RS	· \]		••••	21 - A		400	256
	2.3	3 3	10	PO	øsl	718 -				1 B.		ł		-	,	D.	IR	S	x 2	RC	•				Ť	401	257
	23	34	10	PO	ØSI	Dis -	••• •				-	,		1		D	IL	Š	× 2	LS	• [3		402	258
	23	3 5	10	ip'	ØŠL), ··	• .				4 5 1				a 5	D	11	S	x 2	LC		MULTI	PLIER		5	403	259
	23	36	10	p	\$ SL				; · .						•	D	IR	C	$x\bar{2}$	LC		SET	32			404	260
	2:	37	10	pa	øšL). k -								1 - 1		D_{o}	IR	C	x 2	LS	• 1				5	405	261
	2:	3 8	10	PO	Ø SI	Ď _o	4	с. С					:	•		Ď	12	C	x 2	RO		۰.			00	406	262
	2.3	39	10	PO	\$ SL	D/8 -						۰.,	:	•		D_{2}	IL	C	x 2	RS					R'E	407	263
	2.	40	10	PO	051	Dir .	-1. - • • •	••••••	· · · · · · ·			:	t t		•	D	IR	S	x 3	RS	÷۲				10	410	264
		1				••	4			I.						1					\$	MULT	TIPLIE	R	10		1
1		ļ,														1		1 1			- E.	SETS	33 TH	RV 382	2 4		
	30:	39	10	PPO	psi	D18 -		t i			1 1		1			- Do	26 L	-C	x 2'	TRS	51				¥	5767	3063
	304	40	11	00	OSc	À D	DDD	D. D. L	2 Del	Dy Dr.	D_D	$D_2 D$	201	Do S.	Sz S	, So	Dn	-D	p=L	DEL	9Y-/	Ons F	RESOLVI	Tion - L	BINARY	6000	3072
		i i	NO	TE:	Wo	cd N	10. 304	10=L	EFT	ANT	1	Ŭ.					53-	50	=DE	LAY-	625	DS R	ESOLUTI	ON-E	INARY		
		I			Wor	d. N	1.30	41= R	GIT	ANT	T.1						$S_{c} =$	0	NO	N-IN	VER	τ s	AMPL	ER 1	NVERT		
1		ł			Wer	d. A	10 304	12=1	LEFT	AN	1.2						Se=	1	II	VER	T	SU	51	GNAL			
2		l i			Wor	d No	. 304	3=1	RIGHT	AN	r.2	&	ET	C.			A=C	2	ENA	BLE	DFL	AYLI	NE $C^2 v$	CPUT.		3	
	309	73	11	00	SS6	AD	3	÷	-					$D_{o}S_{3}$	1	S.	A=1	11	Dist	BLE	DE	LAY	LINE	OUT	put	6065	3125
	309	74	11	00	00.	A D	13		•	1	1		- 1	DOT	T7	T	D13-	-Do	=LI	EF7	TES	TDE	LAY C	LINE	DELAY	6066	3126
λ.	30	95	11	00	00	AD	3						- 4	Do T	T7	<u> </u>	D13-	Do	=RIG	HT	TES	ST D	CLAY !	LINE	UFLAY	6067	3127
																				RE	Y.B	51	7/75	and	A.M. SH	ALLOV	VAY
				Ì							1 A	BL	E	1	•		•			RE	V.A	1VI	2/740	wif	6-11	-74	
į												;	i İ	}		1	e - 1		i ·				1 1	4 1			

•

XFINAL SYSTEMK	
SYSTEM CONTROLLER VLAC (COREA&B)	
CORE INPUT	P.3 OF 3
COMPUTER BIT NUMBER	SC-RAM ANDRESS
WORD NO. 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 DESCRIPTION	OCTAL DEUMAL
3096/10000000000XAXE XAX2000 M4M3M2M1 Mo M4-MO=LEFT SIN INPUT MULTIPLEXE	ER ADDRESS 6070 3128
NOTE: IF T (IN WORD NOS. XMXE XMX2 M4-MO=RIGHT SIN INPUT MULTIPLEX	ER ADDRESS
309423095)=1 ALL 0000 NOTE: MA-Mo=LEFT COS INPUT MULTIPLEXI	R AUDRESS
EXCHANGE DATA BITS = 1. 0000 S= SIN C= COS MAMORARIGHT COS INPUT MULTIPLIXE	R ADDRESS
X'S ARE EXCHANGE DATA 0000 LELSB MEMSB MA-MOE LEFT SIN OUTPUT MULTIPLEXE	R NUKISS
BITS FOR ANTENNA ASSOCIATED 0000 MA-MO = RIGHT SI'N OUTPUT MULT, PLEY	TH ADDRESS I
WITH INPUT MUX. ADDRESS. 0000 MATMOFLEFT COS OUTPUT MULTIPLEN	NER ADDRESS
31031100000000000000000000000000000000	ER ADDRESS 6077 3135
310411000000GFIFOE UIDIOLG DSD, DGD5-D4D3D2D, DO SYSTEM MONITOR DATA	6100 3136
GEO POWER ON DELAY MULTIPLIER D=12 BIT BINARY ABSOLUTE VALU	E DATTA
G=1 POWER OFF (DOWN) J RACK E=1 OUT OF	Linits 1
3167 100000GFIFOEUI	CEUED 6177 3199
3 16 8 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	COMPANNOR 6200 3200
S=SIN-L&MSB C=COS-L&	1153
SORC=O=GO $SORC=I=NC$	0-60
EVEN COMPUTER WORDS=LEFT O	DD=RIGHT
322777000000000000000000000000000000000	6265 3253
322211000000000000000000000000000000000	6266 3254
322111000000000000000000000000000000000	(277 2763
323211000000000000000000000000000000000	(300 3264
NOTE: A STATISTICAL STATISTICAL AND ALTING AS	
INDICATED.	ITY ERRORS
3295110020000 Ro R. R. Ho-	RU 6 6377 2327
32961101000000000 COLORAS	12 KV 1// 4/ (400 3328
EACH NUMBER = 8 MU	LTIPLIERS
MAX $1 = 1 \times 2 = 1 \times 2 = 1 \times 3 = 1 \times $	= 1X4 ETC 1 MAX MAX
361611010000000000000000000000000000000	CHANNELS 7136 3679
L=1 IN LAST WORD.	
LAST 11110000000000000 0TE TE	05 TO END 7137 3679
OF OBSERVATION - BINARY	
NOTE: Four 1'a in bit positions 20.21,22&23	
indicate the last word of transmission.	
REV.B 5/7/75an	A,M, SHALLOWAY
and some man and have been T Anth from I man and Ret Anoth / 12/12/12/	74



			YP	ROTO	TYPE	(2)	ANTE	NNA)	SYS	TENK				·
i		SYS	TEM	CON	TROI	IFR		- VL	AC (C	ORE A)				
	CORE THE	T T		<u> </u>	f1>fe	F- F- IV			/10	/\/		P.1 0	OF	5
	COMPUTER	/	B	IT N	UMBE	R				an bean bean presented	and the set state of the set of t		SC - R	AM
	WORD NO	23 22.21	2019 15	17 16 15 14	13 12 11 10	987	6543	3210	D	ESCR	IPTION		OCTALD	ECIMAL
	C	000	GH4L4	H3L3H2L2	HILISTS.	S4P2P1	POFEL	DCBA	IGNORE	G-WILL A	LTERNATE UNLES	s Vs BAD	0	0
	/	000	000	0000	0000	000	0000	0000	NC-SF	PARE W	ORD		/	/
	2	000	000	0000	0000	000	0000	0000	N C- SF	PARE W	ORD		2	2
	3	000	000k	D17 D16 015 D14	U13 412 011 DI	0090807	US DS DAL	$_{3}U_{2}U_{1}U_{0}$	NC-TI	HEORETIC	AL VALUE C	of Vs.	3	3
	4	OOP	PSU18				· · ·	D D	THERE 1	S ONLY C	INE VS COUN	TER IN	4	4
	3	DOP	956					D	THE SYSTE	EM, THE OU	TPUT OF THE	COUNTER	5	5
	6	DOP	\$ S \$ \$			it it i The second of the		D	IS SENT	10 4 INT	EGRATORS, ALL	OF WHICH	7	7
	G	000	000	0000	0000	000	0 0 Ant	A.A.A.	ANTENNA	HE THE	SXC MULTION	ATIONS	10	8
	0		000		0 - 0 0		с. с. , ц ,	0 2 97 10	(BINARY)	According	To FOLLOWING	TABLE:		
		NOTE	A A-F	O PROGRE	SSES OM	STEP	EVERY 1	DUMP TIME	Ad-Ao	ANT. NO.	50MILL SYST	CM		
		1.0	FROM	1 To 2'	7. How	EVEN 1	THRO 18	& 27	19	IR	A			
			DO N	OT PROV	DE AN	Y USE	ABLE	DATA.	20	IR	B			1
					1 · · · ·				21	2R	A			
	i				1				22	2R	B			
					÷		r.		23	14	A			
	2 1								24	1 4				
									26	21	B		÷.,	
	C	1000	000	0000	0000	0000	000	2000	NC-S	PARE W	lox II			7
	10	0000	00					0	NC-SI	PARE W	IDRD	· ·	12	10
1	11	000	00					0	NC-SF	ARE W	ORD		13	11
	12	OOP	ØSDI	3 D17 D16 D15 D14	$D_{13} D_{12} D_{1}, D_{1}$	0 Dq D8 D7	Do Do-Dal	$\mathcal{D}_{\mathcal{S}} \mathcal{D}_{\mathcal{I}} \mathcal{D}_{\mathcal{I}} \mathcal{D}_{\mathcal{O}}$	MULTIPL	IER I A	CTUAL VLTIPLICATION		14	12
	13	300P	ØSDIS	.					MULTIPLI	ER 1 (0	BTAINED FROM	Vi.	15	13
	14	FOOP	9 SD	8				Do D	MULTIPLIE	R 2)7	Able Above .	i.v.	16	14
:	13	DOP	\$ SVI	2				40	MULTIPLI	ER []		300		13
	t i	NOT	E' N	$C = \lambda O$	UNNOF	Ellain E	INAL SI	ISTEM						
į		inc r	L, N F	C = RIGH	7 /=	LEET	////0/	- 1				е <i>и</i>	i,	
1					-									
÷														
i i		1				•			-	NEI B	m / m /	: ()	L	
Ţ					•	TAR	IE	2		REVI B	5/1/75am	L A, M, SH	ALLOV 9-74	VAY
								1			y 'm Tan	کی کی		

APROPOLITE (2 ANTERNA) OF STEPTA	

- 4	·	5	YS	1	E	M		6	ON	V .	11	110	<u> </u>		- F-	\overline{n}	i.		-			16	.11				111		<u>AI</u>		1					
EIN	PUT									l	1			1									ł			1		1					<i>P</i> .	2	OF	5
MPL	TER						B	1	7	1	VC	11	ME	3 E	R						÷	ī		•		i	1				•		3		SC-I	RAM
RD	NO.	23	222	1 20	19	18	17	16	151	41	31	21	11	09	8	7	6	5	4	3	2	10			1	DI	ES	C	RI	PT	16	N			ADDI	DECIM
<u> </u>	6	0	IF	20	5	DIR	Din	Dic	Drl	DAL	PaL	7,1	DiL)D	9Dg	D	,0	D,	-D4	Dal	DzL	5, D,	1/	R	5,	K	IF	25	1					I	20	16
												Ē.					1		1	1	1		1	L	S	x	12	S							21	1:
1										:	ļ				:		-	1				1	11	R	C >	x j	I F	25						1	22	
1									· ·	1		1	-		4. 4.	1		:	ļ		;		11	L	CS	x	11	C		A		•		is	23	
1												4		÷.			1		;		÷	:	2	R	5,	ĸ į	2 F	25	13	OMH	2.			K	24	
								. 1	•		-	1		•			:			1		-	2	L	s,	K 2	21	5	10	ysier	7			11	25	
- 1 - 1					1							i.				1	:			1		ì	2	R	Ċ,	X ;	2 F	20						4	26	
									4	ł	. !		÷	:	ì					•		1	12	L	C',	к " <u>;</u>	$\overline{2}$ L	C						LL	27	
									:			1	Ì	ļ	Ì	1		ł	Ì			:	17	R	S	x	IF	25	$\sum_{i=1}^{n}$		£ с.			щΩ	30	
1							i i	1	÷	÷		i ;				1	•	1					11	L	S:	x j	11	S	}					5:-	31	
l							1	2 - 1		ž	r T				i	5			•	•			11	R	C	X	I F	2 C						て	32	
i												ł			1	9	·						11	Ĺ	Ĉ,	×	12	C		B				L	33	ļ.
							•				÷	i I		:	1								2	R	5.	x	2 F	25	15	O MI	2,			5	34	11
 	ri I										:	1				2							2	L	s,	ĸ	2L	S	15	YSTER	7			Σ	35	
	f. ' J	,										1 E			1.				:				2	R	Ċ,	< ' 2	2 F	2 C							36	
í	31	0	1 F	2¢	5 3	DIS	× ·	£7 - 1			÷						į.			•••••		- D	62	L	Ĉ,	X	21	- ·C) -					¥	37	31
Ĵ	32	17	OF	20	S	Di	7 -	12.00 - 982.04 2000 1	1		(D	51	R	S	x	27	75	1					Å	400	250
	1							i i	÷		÷		1	•	1	1		+	;	1			11	R	S	x	2 F	ŻC		A					401	
						× .				;	,			•			1		,	i.			11	L	Š.	x	21	S	13	O MI	12.				402	
								1		-	÷	1	2			2			•				Ì	L,	5.	x	21	L- C	10	43161	* 1			S S	403	
	l (12			ľ				4				1	R	C	X :	21	- C	(n	IULTIP	LIER			R	404	
ć				4		1	-	: /		:			i										17	R	C	X [21	15	S	ET 3	2			L	405	
	• · · 1 : · :	.				:										ŧ					;	1	17	L	C	×	21	2°C		н — ¹ . И				らー	406	
) 1						1			÷.		1				1 -				1		:	1	L	C	×	2.F	15) -	1				51	407	
	l 1						;	;		i										÷ .		!	1	R	S	x	2.K	75	$\int $					00	410	
						i.		1		÷												1	1	R	S	x	2F	7.C	•	B				R	411	
÷	1			1						:						ł		1					1	L	S	× }	2:1	5		TO MH	8. Ang (:		UT	412	11
;	1				П	ł						1		I				. . 				l	1/	L	S	×	22	- C	$\langle \rangle$	ys 121				1	413	
:						;		1			1			1			# 						17	R	C	×	22	- C	1	IULTIP	LIER			5	414	
÷	1	1			S.		ų į				i						4						11	R	C	×	21	-5	15	ET 3	3			2	415	
ł				:	,		;	; 1						. 1	1		1						1	L	C	× ,	2:F	7 C		5 - F					416	
14	47	1.	0 [94	25	DIS	,					·	 	+			. .			÷.,	 	D	1	L	<u>C</u>	X	21	75	1_	• • ••• 4••• ••••	: 			1	1417	271
		:	ł	i	-	1		1. 1								i					i	ł		1	1							; .			1	

		YPR	OTOT	VPF	(2	A N-	TENN	A)	s V	STEM	K			· · · · · ·
	CVCT	TEM	CONT	201	IED			11	ACI	CORE		an an an an an an an an an an an an an a		
CORE THAN	$\frac{0}{2}$	_ <u>F_1</u>	CONTI	102	LLR	1 1	Y		AC L	UNE	$\overline{\mathcal{M}}$		03	ne 5
COMPLETER		R	IT N	IMB	FR						· · · · · · · · · · · · · · · · · · ·		7.0	ISC-RAM
WORD MO.	22 22 21 2	N 19 1917	16 15 14 13	12 11 10	987	65	1321	0		DESC	RIPT	iON	· ·	ADDRESS
18	1000	6 S DicDin	D.D.D.D.	b_{n}	Do Do D	DiDel	D.D.D.D	D.	110	$\frac{2}{110}$	$\frac{1}{1}$			ATO 272
4 °	1019	0 018-17	-16-15 -14-13-	12-11-10-	-7-87	- 6 ~ 3 *	~~ ,~		115	x I C	A	12	ьſ	421
					1	1 H		- 1	215	x 2 L C	50 MHZI	1.01	200	472
									2LS	xZLC	SYSTEM	E.W.	401	423
									IRS	×ĨRC	5	F.	00	424
i				1	1				IRS	XIRC		131	2.0	425
i i				i		4 11 4 4		ļ	ILS	XILC		125	2 × 4	426
				1					ILS	× ILC	B)	15D	427
1				1					2RS	× 2 RC	50 MH2	5	ミール	430
					:				2RS	× 2RC	SISTEM	12	RON	431
				1					2LS	× 2 L C		1 mb		432
59	IOPI	o S Dis-		· · · · · · · · ·				Do	2LS	× 2LC	2	(jos	<u> </u>	433 283
60	IOFQ	J SDA -	••• ······ • • ······		•	ur i c	• ••••	Do	ILC	X I L C	SOMHE	(HA :	434 284
	Ì								2 L S	* 2 L S	SYSTEM	121	NAN II	435
							i -		ILS	* ILS		120	N NO	5 436
						1 +	1		IKC	× I KC	L SOMU		SMA	5 437
	Inna	4 C D		i i				5	2LS	× 2LS	SYSTEM	1~		440
65	TOPP	$25 \mu_{18}$			1	+ + +		Do	2RC	× 2 RC		10	4 2	441 289
6.6	TOPS	OSUR		r	IRCX	2RS		Do	IKS	XZKC) · · · ·	92		1442 290
				1	1LCX	210			123	× 2 L C		1200		- 445
3 1				!	IKSX	cu			IKC	× LLJ	150 MHZ	151		1 494
					11 - 4	200			110	~ ZKC	SYSTEM	22	×ς,	445
					1LOA	LKC	(MULTIPL	CA-	140	1 LKS			000	1416
				1	chin		2		105	x 2 R C	< .	<pre></pre>	NN NN	450
					2000	Ipr	TNYCOC	E	RS	x 2 R C	R		201	451
					218 x	lic	Litensi		115	x 21 C	50 MILZ	1×	01.	452 1
			1.81 - 1.14 1		IRSX	2LC			1 P C	x 2 1 5	SYSTEM	1.10	RI	453
76	1000	DSD15-			ILSX	ZRC		Do	170	$\times 2RS$		Ja i	15	454 300
77	INP	S Dic -				1 open p		D	AIIC	XA7LC	5	150	1 19	455 301
		-10							AILC	×B215	ILLEGAL	120	2 3	456
									AILS	× B2LS	(MULTIPLi.	1	1 E	457
80	IOPO	DS DB			1			D	AILS	× B2LC	CATIONS	SET 38	、竹中三	460 304
	NOT	E: THis	MAY BE	4 "0"					· · · · · · · · · · · · · · · · · · ·			•	A.M.S.	HALLOWAY
		N Warns	SI THRUS	7.	TAR	LE		1 . 🔳			EV. 2-5/7	ar		8-74
					1 1			1 1						

SYSTEM CONTROLLER - VIAC (CORE A)

CORE INPUT	DISTER CONTROLLER - VEAC CONE IV	P.4 o	F	5
COMPUTER	BIT NUMBER		SC-R	AM
WORD NO,	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9876543210 DESCRIPTION	0	CTAL	ess decimal
88	1100SGADISDI2Q1D10D9D8D7D6D5D4D3D2D1QaS3S2S1S0NC-DELAY LINE DATA	6	000	3072
1	NOTE: ORDER OF DELAYS is AS FOLLOWS:			i
I I	WORD NO. ANT. NO. 50MHZ. SYSTEM			1.
L L	124 IR A			}
1	26 R B		ľ	i
1	128 2R A			
*	130 2R B			ì
	132 14 A			i
1	134 IL B			i
	136 2L A			1
1		6	016	3086
	NOTE: ALL WORDS NOT LISTED ARE SPARE	6		1908.
1 1 1	WOKUS,		N/ F	; ; 712 F
141	110		065	2125
146	11000ADISUZUII DIODO DO DO DO DO DO DELAT LINE	0	067	2125
-143	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	U. Jo	670	3120
1 4 4	NOTE is T(in warn No 00000000000000000000000000000000000	"MESS C		1100
1	281)=1 ALL EX- 0000 SEMA M. MA-M= COS INPUT MUNTIPLEXER HI	DADESS	·	
1	CHANGE DATA BITS=1 00 0 0 10000 SPARE MULTIPLEVER WORD	INAL CO		
4	X'A ARE EXCHANGE 0000- MA MAMA-ME SIN OUTPUT MULTIPEVER	Inpess		
	DATA BITS FOR ANT. 0000 530000 SPARE MUST PLEXER WORD	DIALON		i
	ASSOCIATED WITH OOUOR SIM MA MOMA-MO= COS NUTRIUT MULTIPLEXER	ADDRESS		•
151	110 0000 000 SPARE MULTOPLEXED WORD	6	6077	3135
152	11000000GFFEEDUDODODODODODODODODODODODODODODODODONC-SYSTEM MONITOR DATA	6	5100	3136
215	110	6	5177	3199
×		1		
L				
	REV. B 5/7/75 and	LA CUA	10	A //1 \
	IADLE 3 KEVIA 1912/14 AI	1~1. 0 HAL	-74	1111

E.

N PROTOTYPE 12 ANTENNA) SYSTI	EMK
SYSTEM CONTROLLER - VLAC (COR	$\frac{1}{2}$ (A)

CORE	INPU	τ	1				; _	-, <u>Y</u> _		- d + ⁹	. x ;:				<u></u>															P.5	0	F	5
COMPU	TER		е а.			L	3 ·	T		N	U	ME	3 E	R																	S	C-R	AM
WORD	NO.	23	22 2	1 20	19 1	181	716	5 15	-14	13	12	<u> </u>	09	8	7	6 3	54	3	21	0		D	ES	CI	RI	i P	TI	<u>i o</u>	N		00	TAL	DECIMAL
2	16	1	10	0	0	01	00	C	00	00	0	00) C	00	0	00	20	0	00	0	GO/NO	7-G	01	RESU	ILT	s Fl	Rom	DEL	ay co	MIPARI	1701 6	200	3200
	1	1		1				:				1	ì	с 4		÷		1			S=Sil	V -	LAI	15B	1	¢=i	cos	-18	k MS	B		1	1 1 .
	1 1 1																		е ф. 2	1	S or	C=	0=	GG	2	50	RC	=]=	NO-	GO		!	1
	1																	ł			CONSI	ØFR	! TI	TESE	5	wor	05	NUN	1 BERN	2			
												•							:		FROM	1 7	TO .	54.	TH	E	60,	No	-60	's A	RE	1	
	1								9						1		~	ON	PIT	0	Assoc	iAT	CD	Wi	TH	A	NT.	AS	FGL	Lows	5:	1	1
5 A							:	1	ļ.					1			à	IOR	<u>B</u> N		WORD	10.	AN	TN	0,	50	M111:	e. SY	STR	M		1	i .
1.1	i			e e	i.		1	i	•		1					1	1		25	2	31		1	K			: /	7				,	1
8	1						1				1		1					1	25	4	04		1	K R			: I	ך ר					1 1
	1										1	÷		•	,				20	6	41		4					4 R				·	ł
	Ì							•	е 7		11	•		• •				ĺ	20	0	45	-	4	- 17. · /		÷		1				'	1
	1	1					,	ł	·				0					:	26	2	17		1	Ĩ				ß				'	
	1		2	-					i .		I i			÷	1			1 1	26	1	19		2	L				4				1	
	į						,	:		:									26	6	51		2	L				B				1	i i
2	62		10	0 0	0	0	0 0	00	0	0	0	0(2:0	50	0	0	o o	C	Cos	, S.	ALL OT	THE	e n	ORD	s I	PROV	IOE	NO	USEF	UL DA	ITA 6	265	3253
2	63	311	$\frac{1}{1}$	00	0	Õ	0 C) () Õ	0	0	00	DO	\dot{o}	0	0	00	\vec{O}	0.0	0	AND I	NOR	MAL	4Y	AK	E	ZE	RQ			6	266	3254
	Ĩ							: `		1		ł	;			- ;				;		1			. 1	ł						,	
2	79	11	10	0	C	0	$\circ c$	C	00	0	0	0	0.0	o'o	0	\mathcal{O}'	O C	0	00	\mathcal{O}				÷							6	5277	3263
2	80	7	10	20	0	0	00	0 0	0	0	0	B2E	I,E	A	AT	AG	45-A4	+A3	AZA	Ao	N.C	-P	ARI	TY	E	RRO	R,	ADDI	RESS	SES.	6	300	3264
		ľ	• • •				1					1		;	1			1	•			1	-						а 7 т		T		
							i				1	i. J													.							1	;
3	<u>43</u>	31/	10	20	0	0	00	00	00	0	0	B2B	', <i>E</i>	6A8				4		A			1			i		-			6	\$377	3327
3.	44	-1/	10	51	0	0	00	00	00	0	0	00) L	- 0	0	00	50	4 C3	C2C	100	C5-G=	MUL	TIPL	ier .	SET.	OE.	SiRI	E0 6	RY V	LAC.E	EACH 6	A00	3328
	1 F					а - к - к		ł				i sul i								1	N/C	IMB	ER =	8 M	1ULT	iplil	FRS.	SEE	COI	nr E	EX I	NAX	MAXJ
MAX					1	1		i			1										WORD	NO	5.3	2 TH	RU	87	For	e se	TNO	MBER	5- 8	5406	3334
3	50	<u>41</u>	10	Σ_{i}	0	0	00		0	0	0	01	22	.0	0	00	54	1 <u>C</u> 3	C2C	1Co	1=1	11	1 1	A57	w	URD.							0/00
LAS WO	RD_	11			0	0	O_{i}	2.0) 0	0	0	00	2() 78	17	161	5 16	273	72/1	-76	$N_{LC} =$	Tù	ME	TO	E	ND	OF	OB	SFR	INTIO	<u>W.</u>	1131	3679
		N	0Ţ	E	: F	ou	r	1	4	11	, ,	biT	P	osi	tion	ns je	0,2	-1,2	2,8,2	23						i -	1		;•••	1			
			ł	÷	ir	1d,	'ca7	e	the	e (95	7	vior	d	ot	tr	aus	mi	ssion	ų.,					ł	- [-		d.					
							ļ					}							1				,					1	•				•
	i		• [}	1	!	-													1			-		I	i .							1
ļ									-	; ; ;		i					undersia }-		-		L			2EV		2.4	7/7	120		1 M	SU	+411	OWAY
													7		7	11		2					É		. A		0/=	10			<u>C-19</u>	7-7	<u> </u>

R-TOY - A. Y B. NA	STOTEN K
NLAC (BOSS) - SYSTEM CONT	ROLLER DI OF
COMPUTER BIT NUMBER	
WORD NO. 23 22 21 2019 18 17 16 15 14 13 12 11 10 9 8 1 6 5 4 3 2 1 0	DESCRIPTION
0000100000000000000000000000000000000	C-DELAY LINE DELAY
NOT E'ORDER DE DELAYS IS AS FOLLOWS;	
WORD NO. ANT. NO. 50 MHZ SYSTEM	
37/R	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
43 2R B	
45 1L A	
$\begin{array}{c c} 4.7 \\ 1.9 \\ 1.1$	
$\frac{7}{5}$	
NOTE: ALL WOIDS NOT LISTED ARE SPARE WORDS	
550100000000000000000000000000000000000	-G = MULTIPLIER SETS DESIRED RY VIA
	EACH NUMBER = 8 MULTIPLIERS,
	SEF COMPUTER WORD NOS. 32THRU
$\int \int \frac{d^2}{dt} dt = \int \frac{dt}{dt} dt = \int$	IN INDLE & FOR SET NUMBERS,
LAST 1 0000000000000000 To To To Ta To Ta To Ta To TA	.C TIME TO END OF OBSERVATION
NOTE, COMPUTER WORDS SS TARV 60 WILL BE TRANSMITTED ONLY ON THE FIRST	
TRANSMISSION BEFORE AN OBSERVATION BEGINS.	
	REV. B 5/7/25and A.M. SHALLO

TABLE 5

INSTRUCTIONS FOR CRT TERMINAL DATA DISPLAY

NOTES:

- A. In each instruction below, the first heading (e.g. DB 0000.7137) is used to display the desired information in octal and the second heading (e.g. DC 0000.7137) is used to display the information in decimal. If only one heading is shown, the information is available only in octal.
- B. At the end of each display instruction, the ENTER key must be depressed to transfer the instruction from the CRT to the SC. This function will appear on the CRT screen as a backwards letter L (e.g. DB 0000.7137_).
- C. Spaces within an instruction have no effect and may be used as desired for clarity (e.g. DB0000.7137 or DB 0000.7137).
- D. To continually update the data display, prefix the desired instruction by one of the following letters:

LETTER	UPDATE	PERIOD
R	0.8	sec
S	1.6	sec
Т	3.2	sec
U	6.4	sec
V	12.8	sec
W	25.6	sec
X	51.2	sec
Y	102.4	sec

For faster update periods, some displays will not have time to complete between updates depending on the length of the display and the baud rate.

- E. To stop an updating display (necessary before entering new instructions) use the DA instruction.
- F. Each instruction for displaying multiplier results (instructions 3 thru 6) contains one or more octal number XXXX which is a starting address for a group of 8 multiplier results. These may be interpreted in two ways:

XXXX = Octal number of starting RAM address

or if the least significant digit is taken as zero:

XXXQ

----- = Octal number of multiplier set

INSTRUCTIONS FOR CRT TERMINAL DATA DISPLAY

	I	NSTRUC	TION	DATA TO BE DISPLAYED
1.	DA			STOP UPDATE and RESET DISPLAY LOGIC (No data will be displayed by this instruction)
2.	DB DC (0000.7	/137	CONTROL and TIME WORDS
3.	DD DE 3	xxxx ts	see Note F	MULTIPLIER RESULTS, SEQUENTIAL BEFORE VS SUBTRACTION (128 sequential multiplier results starting at SC Ram address XXXX)
4.	DF DG	xxxx.	··· xxxx.1000	MULTIPLIER RESULTS, GROUPS OF 8 BEFORE Vs SUBTRACTION (Maximum of 16 groups, each group consisting of 8 sequential multiplier results starting at SC Ram address XXXX)
5.	DH	xxxx		MULTIPLIER RESULTS, SEQUENTIAL AFTER Vs SUBTRACTION
6.	DI	xxxx.	··· xxxx.10000	MULTIPLIER RESULTS, GROUPS OF 8 <u>AFTER Vs SUBTRACTION</u>
7.	DL DM (6000		DELAY and DISABLE DATA <u>EXCHANGE DATA AND MUX ADDRESSES</u> (54 delay words; 2 test delay words; left and right exchange data in the order CM, CL, SM, SL; input and output mux addresses)
8.	DN DO (6100		SYSTEM MONITOR DATA (64 words)
9.	DP (6200		<u>GO/NO GO DATA</u> (Delay Line Self Test Results 54 words = 216 delay lines
10.	DQ	xxxx		RAM DATA SET (8 sequential words starting at Ram octal address XXXX, bits 0 thru 21 displayed in octal)
11.	DR DS	6300		PARITY ERROR ADDRESSES (64 words, contains computer word number for parity error and the BT in which it occurred BOSS computer to SC)
12.	DT DU	6400		ADDRESSES OF MULTIPLIERS REQUESTED (Maximum of 351 words, each representing one multiplier set requested by VLAC)

TABLE 6

INSTRUCTIONS FOR CRT TERMINAL DATA ENTRY

NOTES:

- A. All numbers indicated by X are in octal.
- B. At the end of each entry instruction, the ENTER key must be depressed to transfer the instruction from the CRT to the SC. This function will appear on the CRT screen as a backwards letter L (e.g. EE XXJ).
- C. Spaces within an instruction have no effect and may be used as desired for clarity (e.g. EXX or EE XX).
- D. The following table gives the delay word number for each of the eight prototype delay words and the corresponding multiplexer address that tests the associated delay lines:

DELAY WORL	NUMBER	DEI	AY	MULTIPLEXE	R ADDRESS
Decimal	Octal	Ant. No.	50 MHz System	Decimal	Octal
37	45	lR	A	19	23
39	47	lR	В	20	24
41	51	2R	A	21	25
43	53	2R	В	22	26
45	55	lL	A	23	27
47	57	lL	В	24	30
49	61	2L	A	25	31
51	63	2L	В	26	32

E. The following table gives the GO/NO GO logic tests for mux addresses 0 and 28-31.

MUX ADR	INPUT MUX DATA	OUTPUT MUX DATA	GO/NO GO RESULTS
0	0	0	GO
28	1	1	GO
29	0	1	NO GO
30	1	0	NO GO
31	Random Data	Random Data	NO GO

INSTRUCTIONS FOR CRT TERMINAL DATA ENTRY

TABLE 6 (continued)



TABLE 6 (continued)

8. EH XX DELAY LINE TEST-HOLD MUX ADR SHORT PATTERN - Octal mux address to hold _____ 9. EI XX DELAY LINE TEST-ROTATE MUX ADR SHORT PATTERN (One complete cycle = £ -Octal mux address 20 seconds at which test starts for DT = 50ms) DELAY LINE TEST-HOLD MUX ADR 10. EJ XX LONG PATTERN 1 Octal mux address to hold DELAY LINE TEST-ROTATE MUX ADR 11. EK XX LONG PATTERN (One complete cycle = 5.7 min. -Octal mux address at for DT = 50ms) which test starts 12. EL RESET FROM COMPUTER (Left GO/NO GO and Exchange Data) _____ RESET FROM COMPUTER 13. EM (Right GO/NO GO and Exchange Data) ------RESET TEST INSTRUCTIONS 5 THRU 11 14. EQ (Resets storage flip flops F13 thru F17 on L31 but does not reset the TEST indicator) RESET ALL TESTS 15. ER (Same as EO but also resets the TEST indicator)

TABLE 7

CRT DISPLAY FORMATS

NOTES :

- The following table is intended to aid the user of the System Controller CRT to interpret the displayed information. This table is intended to be used along with Tables 1-6 to provide a complete users description of the display functions available.
- 2. For each type display instruction an example display or partial display is shown, and where appropriate, the associated 24 bit computer word is shown to indicate which bits of the word are represented by each character displayed on the CRT screen.
- 3. If certain conditions are present in the displayed information, the associated character is displayed on the CRT screen as a reverse flashing character. In the display examples these characters are shown with an underline. For certain test conditions that are not errors, the associated display character appears on the screen as a reverse character but without flashing.

EXAMPLES: <u>2</u> indicates error condition 2* indicates test condition

Control Word Only

2

2

1 2

1. CONTROL and TIME WORDS

Octal

DB 0000.7137 1 2 2 2 2 2 2 * 6 2 5 7777 (tens of seconds)

Decimal

DC 0000.7137

1 <u>2 2 2 2 2 2* 6 2 5 5110 SEC</u>

2. MULTIPLIER RESULTS

Octal

DD	XXXX (seq.	before V _s)
DH	XXXX (seq.	after V _S)
DF	XXXX.10000	$(non-seq. before V_s)$
DI	xxxx.10000	(non seq. after V _S)
7	1777777 +8	per line→ <u>7</u> 177777

Decimal

DE	XXXX	(seq.	before	V _S)	
DG	xxxx.	10000	(non-se	eq. before	≥V _s)
6	52428	.7 ← 8 j	per line	e→ <u>6</u> 52428	37

2

5

6

 $\overset{OOOGH}{\overset{4}{}}_{\overset{4}{}}_{\overset{4}{}}^{\overset{1}{}}_{\overset{3}{}}^{\overset{1}{}}_{\overset{3}{}}^{\overset{1}{}}_{\overset{2}{}}^{\overset{1}{}}_{\overset{2}{}}^{\overset{1}{}}_{\overset{1}{}}^{\overset{1}{}}_{\overset{1}{}}^{\overset{1}{}}_{\overset{3}{}}^{\overset{1}{}}_{\overset{3}{}}^{\overset{1}{}}_{\overset{2}{}}^{\overset{1}{}}_{\overset{1}{}}^{\overset{1}{}}_{\overset{1}{}}^{\overset{1}{}}_{\overset{3}{}}^{\overset{1}{}}_{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}_{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}_{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}}^{\overset{1}{}}}^{\overset{1}{}}^{\overset{1}{}}}^{\overset{1}{}}}^{\overset{1}{}$

2

2





3. DELAY VALUES and EXCHANGE DATA	Delay Word
Octal	
DL 6000	$1100S_{6}^{AD}13^{D}12^{D}11^{D}10^{D}9^{D}8^{D}7^{D}6^{D}5^{D}4^{D}3^{D}2^{D}1^{D}0^{S}3^{S}2^{S}1^{S}0$
LEFT RIGHT	r 1 <u>1</u> 33773317
1 1 3 377 3 3 17 + 4 per line + 1 1 3 377 3 3 17	1 t-1 of 4 ECL Strobes
14 Lines Total: Line 1 = 1 left 1 right 2 left 2 right	l of 4 TTL Strobes
Line 14 =27 left 27 right Left Right	Variable Delay MOS
Test Test Delay Delay	Bulk MOS
LEFT RIGHT	Exchange Data
$\underline{1} \underline{1} \underline{1} \underline{1} \underline{37} \qquad \underline{1} \underline{1} \underline{1} \underline{1} 37$	CM CL SM SL Sin Input Mux Adr
37 37	Cos Input Mux Adr
37 37	Cos Output Mux Adr
37 37	
Decimal	Delay Word
DM 6000	$11005_{6}^{AD}_{13}D_{12}D_{11}D_{10}D_{9}D_{8}D_{7}D_{6}D_{5}D_{4}D_{3}D_{2}D_{1}D_{0}S_{3}S_{2}S_{1}S_{0}$
LEFT RIGH	
l <u>1</u> 16383 15 +4 per line→ 1 <u>1</u> 16383 15	
14 lines total in same order as above	Exchange Data
	Same as for octal
LEFT RIGHT	
$\underline{1} \underline{1} \underline{1} \underline{1} \underline{3} 1 \qquad \underline{1} \underline{1} \underline{1} \underline{1} 31$	
31 31	
31 31	
31 31	

- 4. SYSTEM MONITOR MEASUREMENTS (2 ANT PROTOTYPE)
 - DN 6100 (octal)
 - DO 6100 (decimal)

	1	2	3	4	5	6	7	£	Out of Spec Code:
1.	<u>0</u> 2500* (+5 SC)	<u>0</u> 2500* (+5 D/M)	<u>o</u> xxxx	0 2600* (-5.2 D/M)	<u>0</u> 2600* (-5.2 SC)	<u>0</u> 1200 (-12 D/M)	<u>0</u> 1200 (-12 SC)	0 2800 (+28 D/M)	0 = In spec 3 = Emergency Low
2.	<u>0</u> 1500 (+15 SC)	<u>0</u> 1500 (-15 SC)	<u>0</u> 900 (-9 SC)	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	5 = High 7 = Low
3.	<u>0</u> 1000* (02V D/M)	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	For an Emergency High condition in either the SC or D/M rack, the
4.	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	D/M rack will be auto- matically powered down
5.	0 750* (Mult Clk)	<u>0</u> 750* (Dly Clk)	0 750* (Cont A Clk)	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>0</u> xxxx	and all error codes will contain either an 8 or 9 or a punctuation character.
6.	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	
7.	0 1100* (SC Temp)	0 1100* (SC Temp)	0 1100* (D/M Ten	י <u>0</u> XXXX (קו	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	
8.	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	<u>o</u> xxxx	

NOTES :

1. The nominal measurement is shown above in decimal. For octal display, only the measurement is in octal.

2. Measurements marked * must be doubled to obtain the value.

3. The user must enter the decimal point mentally.

4. Clock measurements are of the peak value of the sinewave 100 MHz clock.

5. SC = System Controller Rack D/M = Delay-Multiplier Rack.

6. XXXX = Inputs not used in 2 Ant Prototype and spare inputs. These are not all zero on the display.

7. Full range temperature = 81.90°C.

5. GO/NO GO RESULTS

DP 6200 (octal only)

LEFT - - - - - - - - - - - - - RIGHT

COS SIN SIN COS M L M L М L M L 1 +4 sets per line+ 1 1 1 1 1 1 1 1 9 Lines Total: Line 1 = 1 left 1 right 2 right 2 left 3 left 3 right Line 9 = 25 left 25 right 26 left 26 right 27 left 27 right

6. RAM DATA SET

DQ XXXX (octal only) Computer Word Bit: 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 7 7 7 7 \ddagger Total of 8 words 17777777 7. PARITY ERROR ADDRESSES DR 6300 (octal) DS 6300 (decimal) 6 677 + 8 per line + 6 677 \blacksquare Computer Word No. Boss + SC Blanking Time in which error occurred (1 thru 6) 8. ADDRESSES OF MULTIPLIERS REQUESTED

DT 6400 (octal) DU 6400 (decimal)



351 total addresses maximum

COMMUNICATIONS SYSTEM BETWEEN SYSTEM CONTROLLER AND VLA SYNCHRONOUS COMPUTERS





