VLA TECHNICAL REPORT #19

MODULE F5

CONTROL INTERFACE MODULE MANUAL

Garey Barrell

September 1975

### CONTENTS

- I. List of Related Documents
- II. Block Diagram
- III. Theory of Operation
- IV. Test and Troubleshooting
- V. Photographs
- VI. Logic Drawings
- VII. Bill of Materials
- VIII. Manufacturers Data

I. LIST OF RELATED DOCUMENTS

	Drawing Title	Number
1.	Panel, Front	C13170M63
2.	Module Rear Panel	C13170M66
3.	Modification, Rail	
4.	Right and Left Side Plates	B13050M18
5.	Guides	B13050M4
6.	Cover, Perforated	C13050M22-1
7.	Spacer Rail	
8.	Unit Wire Wrap Field Dim. & Notation	C13170P3
9.	Front Panel Wiring Detail	
10.	Module Block Diagram	C13170L10
11.	Serial to Parallel & Control	A13170L4
12.	CAL/REF Control	A13170L1
13.	Command Word 320	B13170L5
14.	Command Word 321	B13170L6
15.	Command Word 322	B13170L7
16.	Command Word 323	B13170L8
17.	Analog Multiplexer	C13170L9
18.	Computer-Manual Control	A13170L2
19.	Noise Temperature Monitor	A13170L3



### III. THEORY OF OPERATION

The Control Interface module, F5, provides for both local (at the front end rack) and remote (at the central computer) control of the operation of the front end. Additionally, a series of analog monitor points within the front end may be remotely selected and displayed by the central computer. This module contains the circuitry to interface between the front end and the VLA monitor and control system.

Description of the monitor and control system, for the purposes of this manual, will be limited to the input/output interface between the Data Set and Control Interface module installed in the individual front end rack.

The data set module includes a variety of digital and analog circuitry to allow both digital and analog monitoring as well as digital control of the associated electronics. There are currently no requirements in this rack for digital monitoring capabilities, therefore only the analog monitor and digital control facilities are employed.

Computer data for the controls is presented to the Control Interface module in the form of a serial string of 24 bit digital words. Two control bits, CLKO  $\emptyset$  and STRO  $\emptyset$  are also provided. The remaining outputs from the data set are the four sub multiplex address bits, SMA  $\emptyset$ , SMA 1, SMA 2, and SMA 3. The SMA bits perform a dual function, enabling selection of a specific 24 bit digital control word as well as selecting a particular analog monitor point.

1. Serial to Parallel Converter and Control (DWG #A13170L4)

Control data from the data set is applied to this circuit and operated upon as follows. The digital input string (DIGO  $\emptyset$ ) is inverted, buffered, and applied to the serial input of a 16 bit shift register. The data is clocked into the register via the CLKO  $\emptyset$  signal from the data set. Since only 16 of the 24 available bits are employed in this particular module, bit  $\emptyset$  (LSB) appears at parallel output B  $\emptyset$  and bit 16 appears at B15. Bits 17 through 24 (MSB) are shifted through and lost.

The sub multiplex address signals, SMA  $\emptyset$  - SMA3, are inverted and buffered and applied directly to the analog multiplexers. A fifth control is developed, SMA 3, and is used to inhibit unselected analog multiplexers. This data is also converted to a one-of-four word enable by a decoder and buffer under control of strobe signal STRO  $\emptyset$ . The enable signal is a 2.5µ sec. wide logic 1 coincident with the strobe pulse.

2. Command Word Latches and Controls (DWGS #A13170L5, L6, L7 & L8)

There are four essentially identical word latches in this module. The description that follows will be limited primarily to word 321 which contains a representative sample of circuitry contained in all four words.

Parallel data bits B  $\emptyset$  through B 15 are continuously applied to the inputs of a 16 bit latch consisting of four 7475 IC's. The command word enable line is at a logic  $\emptyset$  normally until the SMA code for word 321 is received coincident with a STRO  $\emptyset$ pulse. When the command word enable line goes to a logic 1, the latch "looks" at the 16 input lines, and on the falling edge of this pulse, "holds" the data present at that time. This data is then held by the latch until the next command word enable is received. The timing relationships of these signals are shown in Figure 1.

The 16 bits of latched data are then presented to the inputs of a 2-in 16 bit digital selector consisting of four 74157 IC's. Inversion of data can be accomplished at this point by selection of either the inverting or non-inverting data outputs from the 7475 chips. The other set of inputs are connected to front panel switches to provide for manual control of all functions. Selection of manual (module front panel switches) or computer control is determined by the computer-manual switch on the module front panel (DWG. Al3170L2). The mode selected is displayed by two LED indicators on either side of this switch. Indication of the mode selected is also fed to the monitor system to allow the computer operator to determine that the switch has not been inadvertantly left in the manual position by service personnel.

The 16 outputs of the digital selectors are then connected to appropriate interface circuits for the function to be controlled. In some cases no special signal conditioning is required and the TTL line is used directly. The 75461 is a dual open-collector output capable of sinking up to 300 MA and has a VCBO of 40V. The 75326 used as a coax switch driver is a quad open collector driver capable of sinking up to 600 MA and has a VCEO of 25V. Internal clamping diodes are included on this chip. The 75450 is a dual power driver capable of sinking 300 MA and has a VCEO of 30V. In this chip all three of the leads for each power transistor are brought out of the package. This feature is used to drive an external power transistor to sink the 1.0 amp current required to operate the LO waveguide swtich.

### 3. Calibration/Reference Control (DWG #A13170L1)

The CAL/REF control is a special driver circuit designed to select between either an internally generated 9.6 Hz reference signal or an external reference of 1 Hz to 100 kHz. The desired reference source is selected by either grounding or floating pin J1-36. The internal reference is generated by a 555 IC with the period determined by the R-C network contained in dip header C5. Exact rate is trimmed by the 10K potentiometer. The rectangular waveform is then divided by four and made symmetrical by the 7474 IC, and applied to one input of digital selector IC 74157. The output of this selector connects to the input of a second digital selector which is controlled by the computer-manual bus and provides the selected reference or the computer reference to the reference bus, J1-J, and to the calibration control gates in the 7410 IC. The calibration control gates enable the operator to select either CAL. ON, CAL. OFF, or CAL. AUTO from the front panel or from the computer. The internal/external reference may only be selected while operating under manual control. The CAL signal is converted to a 0-15 volt square wave in dip header D2. This voltage then drives the noise diodes directly.

4. Analog Monitor Multiplexers (DWG #C13170L9)

The analog multiplexers are switched statically by the sub multiplexer address lines. The data set sequentially samples ALGI  $\emptyset$  through ALGI 5 and digitizes the voltage being monitored. Dip headers are included to provide for RC filtering of each input line. The input limitations are  $\emptyset$  to + 10 vdc.

5. Noise Temperature Monitor (DWG #A13170L3)

The noise temperature monitor circuit is comprised of an Analog Devices multifunction module AD433J and an external scaling resistor. Frequency converter A outputs TOTAL POWER and SYNCHRONOUS DETECTOR are sampled and converted to a voltage related to system noise temperature. This voltage is made available at a front panel test point "NTM" and can be converted to noise temperature by the following equation:

Tsys =  $10 \times E_{o} \times Tcal$ 

### IV. TEST AND TROUBLESHOOTING

The majority of the Control Interface module circuitry may be tested on the bench without computer facilities, by operating the module in the manual control mode and manipulating the front panel switches. Most of the output drivers are open collector pull-downs which may be used to control a simple LED - 150 ohm series resistor combination from the +5 volt supply. Outputs which require special testing conditions are described below.

1. LO Waveguide Switch Driver

This driver may be tested by connecting a 10 ohm 10 watt resistor between pins J4-BB and J4-AA. When the digiswitch labeled "AB- $\lambda$ " is moved to position "2", the voltage measured from J4-AA to chassis must be less than 0.8 volts DC.

2. Cal Switch Drivers

The cal switch drivers are open collector pull-<u>ups</u> to the +15 volt supply. Both drivers are controlled by a common signal line. They may be tested by connecting a  $680\Omega$ resistor in series with an LED to ground from pins J3-27 and J3-28. Both LED's should then be on, off, or flashing depending upon the position of the front panel switch.

3. LO Frequency Set

The LO frequency set drivers are TTL outputs controlled by the front panel digiswitches. If four LED-resistor combinations are connected simultaneously, position " $\phi$ " of each switch will turn on all four LED's. Position "1" will cause LED "1" to go off, position "2" will turn off LED "2" and so on in a <u>BINARY</u> fashion.

 Upconverter Control Drivers
 The upconverter control drivers are essentially the same as the LO frequency set drivers but are only operative for the first four positions of each switch.

The analog monitor portion of the module circuitry may be tested statically by applying TTL level control signals to the four "SMA" lines. The "SMA" inputs are wired for negative, (low true), logic. Therefore TTL "1's" on all four inputs select switch position 1 on each of the six analog multiplexers. The checkout procedure, then, consists of applying a known

voltage in the range of 0 to  $\pm 10V$  dC to an individual monitor input, setting in the proper SMA binary code, and measuring the output voltage appearing at the appropriate multiplexer output.

The internal reference signal period is controlled by potentiometer R2, located on dip header C5. The period should be set for 100 ms, as monitored at Pin J1-J.

A special pin numbering scheme is employed in this module. The analog monitor card, Group A, consists of 9 vertical rows marked A through J. Each row is then numbered 1 through 50 from top to bottom. On this card, each device will have its Pin 1 location described by that matrix. For example, analog IC AAØ1 is located with Pin 1 on Card A, Row A, and Socket 1. The other pin numbers of this IC are then counted in normal fashion around the package. All Group A pin number references in schematics and text are made to package pin numbers.

The other cards in this module consist of a series of 16 pin groups numbered 1 through 30. All IC's are identified by their location on the card, i.e., IC Cl0 is located on Card C, position 10. Pin 1 of each IC is always plugged into pin 1 of each socket. The 16 pin IC package and card numbers are identical but 8 and 14 pin packages require a modified numbering system. For a 14 pin package, pins 1 through 7 are as marked but pin 8 of the IC mates with pin 10 on the card. All Group B, C and D pin number references in schematics and text are made to the <u>CARD</u> numbers rather than the package numbers.



# FIGURE 2





# FIGURE 3



















### BILL OF F. TERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

ELECTRICAL	X MECHANICAL	BOM #	REV	DATE	PAG	E <u>1</u>	OF
MODULE # $F5$	NAME CONTROL INTERFA	<u>⊂€</u> DWG #	SUB	ASMB		DWG #	·····
SCHEMATIC DWG #	LOCATION F	RONT END	QUA/SYSTEM	PREPARED BY _	GKB	APPROVED	······································

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	total Qua	
1		NRAD		FRONT PANEL ASSEMBLY	1	
5		NRAO		CARD ASSEMBLY	1	
3		NRAD		REAR PANEL ASSEMBLY	1	
4.		NRAO	BIJOSOMIS	RIGHT & LEFT SIDE PLATES	2	
5		NRAO	C13050M22-1	COVER PERFORATED	2	
6		NRAO	B13050M4	GUIDES	4	
				·		
	· · · · · · · · · · · · · · · · · · ·					



NATIONAL RADIO ASTRONOMY OF	SERVATORY
-----------------------------	-----------

ELECTRICAL	MEC	HANICAL	вом #	RE	v	DATE		PAGE 1	07 <u> </u>
MODULE # <u>F5</u>	NAME CONTR	06 1272	REACE DWG	#	SUB AS	SMB FRONT	PANEL	DWG #	
SCHEMATIC DWG		LOCATION	FRONT END	QUA/SYSTEM	<u>l</u> PI	REPARED BY	GKB	APPROVED	

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
1		NRAO	C13170M63	FRONT PANEL BAR SHOUL	1	5.00
2		JET	JMT 123	SWITCH, TOGGLE	19	.90
3			JAT 121	SWITCH TOGGLE	/	1.85
4		L.	JMT 223	SWITCH TOGGLE	}.	2.15
5	 	DIGITRAN	23011	SWITCH DIGITAL (6X)		22.00
6	1	Η-ρ	5082-4860	DIODE, LED BED	)	08.
-1		H F	5082-4955	DIODE, LED GRN	1	. 80
8		E.F. Johnson	105-1050-001	TEST JACK (BIDE)	۱	.30
9		R-N	WJC-163D-29T	RIEBON CAELES	N	500
:0		SOUTHED	4-1-10-204-10	CAPTIVE FASTENER	4	
1						

÷

.

60,00

### BILL OF 1. ERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

ELECTRICAL	MECHANICAL	BOM #	REV		DATE	PAGE	1	of <u>3</u>
MODULE # <u>F5</u>	NAME CONTROL INTERFA	CE DWG	#	SUB ASMB	WIRE V	NRAP CARDS	DWG #	
SCHEMATIC DWG #	LOCATION		QUA/SYSTEM	1 PREP	ARED BY	GKB	APPROVED	

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
1		NRAO		SUPPORT BAR, MODIFIED	2	
2		NRAO		SPACER RAIL	2	
		·				 
					, 100 M	
					2	

## BILL OF M. TERIAL

### NATIONAL RADIO ASTRONOMY OBSERVATORY

ELECTRICAL	
------------	--

.

MECHANICAL

BOM #\_\_\_\_\_ REV \_\_\_\_ DATE \_\_\_\_ PAGE <u>3</u> OF <u>3</u>

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	total Qua	
16		TI	75450	10	1	1.03
17		TI	75461		7	.89
18		R-N	MPB-163	16 PIN PLATFORM	18	- 22
19		BECKMAN	899-1-R-2.0K	2K- RESISTOR PACKAGE	١	2.00
2.0		MOTOROLA	2N4238	TRANSISTOR, SILICON, NPN	1	1155
21		1/	114004	DIODE SILICON	1	.60
22		11	ZN3906	TRANSISSON SILICON, PNP	2	.29
23		AE	RCOTGFZOZJ	RESISTOR, ZK, 14, 570	4	,04
24		DALE		RESTOR, 165K, 17.	1	,60
1		TI	7407	IC	<u>   </u>	.60
26		AD	4325	MULTITURETION MOTULE	1	75-
27		R-N	PS-50-6-119-6	WW COCKETS	11	
					<u> </u>	-

### BILL OF ERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

ELECTRICAL	MECHANICAL	BOM #	REV	DATE	F	PAGE 2	of <u>3</u>
NODULE # <u>FS</u> NI	NE CONTROL INTER	<u>FACE</u> DWG #	SUB	ASMB WIRE	WRAPC	<u>ARDS</u> DWG #	
SCHEMATIC DWG #	LOCATION	QUA/S	SYSTEM	PREPARED BY	GKB	APPROVED	

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
_/		GARRY		16 PIN WIRE WRAP CARD	З	37. 2
2		GARRY		UNIVERSAL WIRE WRAP CARD		45,∞
3	 	AD	A07501	ANNLOG MUX	3	20-
4	 	NU	AD7506	ANALOG MUX	1	28-
5		AD	AD1507	ANALOG MUX	2	28=
6		DIGNETICS	NE 555	TIMER	1	.75
_7		$T_{\underline{T}}$	7404	10	1	.24
8			7410		1.	.20
9			7428		1	,40
10			- 74 74		l	.29
11			74 75		16	.48
12			74157		18	.83
13		TI	74164		2	1.20
_14		SIGNETICS	8250A		м	2,26
15		TI	75326		لع	2.75

## BILL OF T ERIAL

### NATIONAL RADIO ASTRONOMY OBSERVATORY

ELECTRICAL	MECHANICAL	BOM #	REV	I	DATE	PA(	E <u>1</u>	of
MODULE # <u>F5</u>	NAME CONTROL IN	TERFACE DWG	; #	SUB ASMB	REAR	PANEL	DWG	ŧ
SCHEMATIC DWG #	LOCATI	ON FRONT END	QUA/SYSTEM	1 PREPA	ARED BY	GKB	APPROVED	

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	total Qua	
1		NRAO	C13170M66	MODULE REAR PANEL	1	
2		AMP	204186-5	42 PIN CONNECTOR BLOCK	١	
3			201358-3	50 PIN CONNECTOR BLOCK	)	
4			= 02394 -2	42/50 PIN MODULE CONNECTOP HOOD	2	
5			201357-3	34 PIN CONNECTOR BLOCK	2	
6			202434-4	34 PIN MODULE CONNECTOR 11000	2	
7			66460-6	WIRE WRAP CONNECTOP PINS	154	
8			201143-5	COAXIAL CONNECTOR FINS	6	
9			202514-1	GOLD GROUND PINS	4	
10			200833-4	SILVER GUIDE PINS	4	
11		AMP	203964-6	SILVER GUIDE SOCKETS	8	

# Signetics

# TIMER

# 555

## LINEAR INTEGRATED CIRCUITS

### **HPTION**

The NE/SE 555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA or drive TTL circuits.

### **STATURES**

- TIMING FROM MICROSECONDS THROUGH HOURS
- OPERATES IN BOTH ASTABLE AND MONOSTABLE MODES
- ADJUSTABLE DUTY CYCLE
- HIGH CURRENT OUTPUT CAN SOURCE OR SINK 200mA
- OUTPUT CAN DRIVE TTL
- TEMPERATURE STABILITY OF 0.005% PER °C
- · NORMALLY ON AND NORMALLY OFF OUTPUT

### -LICATIONS

PRECISION TIMING PULSE GENERATION SEQUENTIAL TIMING TIME DELAY GENERATION PULSE WIDTH MODULATION PULSE POSITION MODULATION MISSING PULSE DETECTOR

Tx DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+18V	
Power Dissipation	600 mW	
Operating Temperature Range		
NE555	0 <sup>0</sup> C to +70 <sup>0</sup> C	
SE555	-55°C to +125°C	
Storage Temperature Range	-65°C to +150°C	
Lead Temperature (Soldering, 60 seconds	+300°C	



### LINEAR INTEGRATED CIRCUITS = 555

PARAMETER	TEST CONDITIONS	T	SE 555			NE 555		1.041.000
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Supply Voltage		4.5	{	18	4.5		16	v
Supply Current	VCC = 5V RL = 00		3	5		3	6	mA
	VCC + 15V RL = 00		10	12	1	10	15	mA
	Low State, Note 1		1		i i			
Timing Error	RA. R8 = 1KR to 100KR				1			
Initial Accuracy	C = 0.1 µF Note 2		0.5	2	[	1		*
Drift with Temperature			30	100	1	50		ppm/°C
Drift with Supply Voltage		Ì	0.005	0.02	1	0.01		%/Volt
Threshold Voltage			2/3		1	2/3		X Vcc
Trigger Voltage	V <sub>CC</sub> = 15V	4.8	5	5.2		5		v~
	V <sub>CC</sub> = 5V	1.45	1.67	1.9	Į –	1.67		v
Trigger Current			0.5		1	0.5		μΑ
Reset Voltage		0.4	0.7	1.0	0.4	0.7	1.0	v
Reset Current			0.1	{		0.1		mA
Threshold Current	Note 3		0.1	.25	ł	0.1	.25	μA
Control Voltage Level	V <sub>CC</sub> = 15V	9.6	10	10.4	9.0	10	11	v
	V <sub>CC</sub> = 5V	2.9	3.33	3.8	2.6	3.33	4	v
Output Voltage Drop (low)	V <sub>CC</sub> = 15V		1	1				
	ISINK = 10mA		0.1	0.15	1	0.1	.25	<b>v</b> .
	ISINK = 50mA	1	0.4	0.5	[	0.4	.75	v
	ISINK = 100mA		2.0	2.2	1 -	2.0	2.5	v
	ISINK = 200mA		2.5			2.5		
	V <sub>CC</sub> = 5V							
	ISINK = 8mA		0.1	0.25	1			v
	ISINK = 5mA	1		t i	]	.25	.35	
Output Voltage Drop (high)			1	1				
	ISOURCE = 200mA		12.5	[	{	12.5		
	V <sub>CC</sub> = 15V							
	ISOURCE = 100mA	1	1		ł			
	V <sub>CC</sub> = 15V	13.0	13.3		12.75	13.3		v
	V <sub>CC</sub> = 5V	3.0	3.3		2.75	3.3		v
Rise Time of Output		1	100		}	100		fisec .
Fall Time of Output	·	1	100	1.1	1	100		nsec

# ELECTRICAL CHARACTERISTICS (TA = 25°C, VCC = +5V to +15 unless otherwise specified)

NOTES:

1. Supply Current when output high typically 1mA less.

2. Tested at V<sub>CC</sub> = 5V and V<sub>CC</sub> = 15V

3. This will determine the maximum value of RA+ RBFor 15V operation, the max total R = 20 megohm.

EQUIVALENT CHOUIT



### LINEAR INTEGRATED CIRCUITS = 555



CAL CRASH DEPISTICS



BULLETIN NO. DL S 7312063, SEPTEMBER 1973

### SERIES 55/75 MEMORY DRIVERS featuring

### SN55326, SN75326 PERFORMANCE

- Quad Positive-OR Sink Memory Drivers
- 600-mA Output Current Sink Capability
- 24-V Output Capability
- Clamp Voltage Variable to 24 V SN55327, SN75327 PERFORMANCE
- Quad Memory Switches
- 600-mA Output Current Capability
- VCC2 Drive Voltage Variable to 24 V
- Output Capable of Swinging Between
   VCC2 and Ground

### description

The SN55326, SN55327, SN75326, and SN75327 are monolithic integrated circuit quadruple memory drivers. These devices accept standard TTL decoder input signals and provide high-current and highvoltage output levels suitable for driving magnetic memory elements. Output transistor selection is determined by using one of the four address innuts and the common timing strobe.

The SN55326 and SN75326 memory drivers can sink up to 600 milliamperes and operate from a single 5-volt supply. Each driver is similar to the sink drivers of the SN55325/SN75325. The four output transistors share a common base-drive resistor and it is recommended that only one of the four driver gates be selected at a time. Output-transistor base current may be increased by connecting an external resistor between  $R_{ext}$  (pin 4) and V<sub>CC</sub>. Each output collector is protected from voltage surges during inductive switching by a clamp diode in parallel with its internal pull-up resistor. The two clamp pins may be returned to a power supply of from 4.5 volts to 24 volts.

The SN55327 and SN75327 memory switches can source or sink up to 600 milliamperes and operate from two supplies; one of five volts and the other from 4.5 volts to 24 volts. Each switch is similar to the source drivers of the SN55325/SN75325. They can function as either sink drivers or source drivers since the voltages at the output transistor terminals are capable of swinging between V<sub>CC2</sub> and ground. The four output transistors share a common basedrive resistor and it is recommended that only one of the four outputs be selected at a time. An internal base-drive resistor is available on the chip and can be

### EASE OF DESIGN

- High-Repetition-Rate Driver Compatible with High-Speed Magnetic Memories
- Inputs Compatible with TTL Decoders
- Minimum Time Skew between Strobe and Output-Current Rise
- Pulse-Transformer Coupling Eliminated
- Drive-Line Lengths Reduced

SN55326, SN75326 J, JB, OR N DUAL-IN-LINE OR SB FLAT PACKAGE (TOP VIEW)



NC-No internal connection

SB55327, SN75327 J, JB, OR N DUAL-IN-LINE OR SB FLAT PACKAGE (TOP VIEW)



TENTATIVE DATA SHEET 10-36 This document provides tentative information TEXAS INSTRUMENTS the right to change specifications for this post office BOX 5012 + DALLAS TEXAS 75122 product in any manner without notice.

EŒ

Ē

#### description (continued)

used by connecting Node R (pin 4) to Rint (pin 5). This resistor provides adequate base current to the output transistors for output sink currents up to 375 milliamperes with VCC2 at 15 volts or 600 milliamperes with VCC2 at 24 volts. Base current can be regulated to within ±5 percent by substituting for this resistor an external resistor connected between Node R (pin 4) and VCC2 with Rint (pin 5) remaining open. This method is preferable in highduty-cycle, high-power applications since the power dissipated in this resistor is outside the package. When a source current and VCC2 voltage other than the above values are required, it is recommended that the base drive be supplied through an external resistor of the appropriate value calculated using Equation 1 shown in the SN55325, SN75325 data sheet.

UN	СТ	ION	TAB	LE

	_	IN	TUP	S		OUT	PUTS	
1	NDD	RES	S	STROBE				_
A	B	C	D	S		×		Z
L	н	Н	н	L	ÓN	OFF	OFF	OFF
н	L	н	н	L	OFF	ON	OFF	OFF
н	н	L	н	L	OFF	OFF	ON	OFF
н	н	н	L	L	OFF	OFF	OFF	ON
н	H	н	н	x	OFF	OFF	OFF	OFF
х	x	x	х	н	OFF	ÔFF	OFF	OFF

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.

The SN55326 and SN55327 circuits are characterized for operation over the full military temperature range of -55°C to 125°C; the SN75326 and SN75327 are characterized for operation from 0°C to 70°C.

	SN55326	SN75326	\$N55327	SN75327	UNIT
Supply voltage, VCC or VCC1 (see Note 1)	7	7	7	7	V
Supply voltage, VCC2			25	25	V
Input voltage, any address or strobe	5.5	5.5	5.5	5.5	V
Qutput collector voltage	25	25	25	25	V
Output clamp voltage	25	25		1	V
Output collector current	750	750	750	750	mA
Continuous total dissipation at (or below) 100° C case temperature (see Note 2)	1	1	1	1	w
Operating free air temperature range	-55 to 125	0 to 70	-55 to 125	0 to 70	•c
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	-65 to 150	•c
Lead temperature 1/16 inch from case for 60 seconds: J, JB, or SB package	300	300	300	300	•c
Lead temperature 1/16 inch from case for 10 seconds: N package	260	260	260	260	°c

#### recommended operating conditions

		\$N55326			SN75325			SN55327			SN75327		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNDI
Supply voltage, VCC or VCC1	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	v
Supply voltage, VCC2							4.5		24	4.5		24	V
Output collector voltage			24			24			24			24	v
Output-clamp voltage, V(clamp)	4.5	·····	24	4.5	·······	24							V
Output collector current			600			600			600	<b>1</b>		600	mA
Operating free-air temperature, TA	55		125	0		70	-55		125	0		70	°C

NOTES: 1. Voltage values are with respect to network ground terminal(s).

 For operation above 100°C case temperature, refer to Dissipation Derating Curve. Figure 1, For dissipation ratings in free-air, see Figure 2.

SN55326, SN75326 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	TEST CONDITIONS!		SN5532	6	SN75326			
			1231 60		MIN	TYP‡	MAX	MIN	TYP\$	MAX	UNIT
VIH	High-level input	roltage						2			v
VIL	Low-level input v	rol tage					0.8	<u> </u>		0.8	v
VI	Input clamp volt	<b>19</b> 0	V <sub>CC</sub> = 4.5 V, T <sub>A</sub> = 25°C	lį =10 mA,		-1	-1.7		-1	-1.7	v
VOH	High-level output	t voltage	VCC = 4.5 V,	10=0	19	23		19	23		v
Veral	Saturation voltas	•	V <sub>CC</sub> = 4.5 V,	Full range			0.9			0.9	
* 1520			See Note 3	T <sub>A</sub> = 25°C		0.43	0.7		0.43	0.75	ľ
V <sub>F(clamp)</sub>	Output-clamp-die forward voltage	de	$V_{(clamp)} = 0,$ $T_A = 25^{\circ}C$	I <sub>(clamp)</sub> = -10 mA,			1.5			1.5	v
<sup>†</sup> (clamp)	Output-clamp cu	rent,	l(sink) = 50 mA,	T <sub>A</sub> = 25°C		5	7		5	7	mA
	Input current at	Address	V SEV				1			1	
-	voltage	Strobe	v1-5.5 v				4			4	mA
hu	High-level	Address	V. = 2 4 V				40			40	
	input current	Strobe	7 •1 - 2.4 •	A 101 900 900 000			160			160	щ
lu.	Low-level	Address	V.=OAV			-1	-1.6		-1	-1.6	
-16	input current	Strobe				-4	-6.4		-4	-6.4	mA
ICC(off)	Supply current, a	Il outputs off	All inputs at 5 V,	TA = 25°C		18	25		18	25	mA
ICC(on)	Supply current, a	ne output on	1(sink) = 50 mA,	TA = 25°C		58	75		58	75	mA

### SN55326, SN75326 switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TO (OUTPUT)	TEST CONDITIONS \$	MIN	TYP	MAX	UNIT
<sup>t</sup> ዎLH	WXX or 7			30	50	
የተዘ	tPHL     W, X, Y, or Z       tTLH     W X Y or Z	Vos V., 15 V. P. = 21 D. C. = 25 - 5		25	50	ns
TLH		See Eigure 5		7	15	
THL .				10	20	ns
lg	W, X, Y, or Z			24	35	ns
V <sub>OH</sub>	W, X, Y, or Z	V <sub>S</sub> = V <sub>(clamp</sub> ) = 24 V, R <sub>L</sub> = 47 Ω, C <sub>L</sub> = 25 pF, I(sink) = 500 mA, See Figure 5	VS-25			۳V



<sup>1</sup> Unless otherwise noted,  $V_{CC} = 5.5 V$ ,  $V_{(clamp)} = 24 V$ . See Figure 3. <sup>‡</sup>All typical values are at  $T_A = 25^{\circ}$ C. <sup>§</sup>Under these conditions, not more than one output is to be on at any one time. <sup>§</sup> tPLH = propagation delay time, low-to-high-level output <sup>‡</sup>PHL = propagation delay time, high-to-low-level output <sup>‡</sup>THLH = transition time, low-to-high-level output <sup>‡</sup>THLH = transition time, high-to-low-level output <sup>‡</sup>Storage time <sup>¥</sup>OM = High-level output voltage (after switching) <sup>¥</sup>OFE = 1. There examples to the propagation of the set of the

NOTE 3: These parameters must be measured using pulse techniques.  $t_{\rm W}$  = 200  $\mu s$ , duty cycle  $\leq$  2%.

For typical characteristic curves, Figures 11 through 14 of the SN55325/SN75325 data sheet apply for these circuits.

10-38

TEXAS INSTRUMENTS

	PARAMETE		TEST CON	DITIONET		SN5532	7		SN7532	7	
	T All All C T		JEST CON	Dillona.	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH	High-level input	voltage						2			V
VIL	Low-level input	voltage		· · · · · · · · · · · · · · · · · · ·			0.8			0.8	V
v <sub>i</sub>	input clamp volt	290	V <sub>CC</sub> = 4.5 V, T <sub>A</sub> = 25°C	lj = -10 mA		-1	-1.7		-1	-1.7	v
1	<b>Collectors</b> termi	len	Vcc1 = 4.5 V,	Full range			500			200	
(011)	off-state current		V(col) = 24 V	TA = 25°C			150			200	μΑ
			V <sub>CC1</sub> = 4.5 V, V <sub>O</sub> = 0,	V <sub>CC1</sub> = 4.5 V, V <sub>O</sub> = 0, Full range			0.9		•	0.9	
V(set) Saturation voltage			f(source) = -600  mAS, See Notes 3 and 4	T <sub>A</sub> = 25 <sup>3</sup> C		0.43 0.7			0.43	0.75	v
	Input current	Address					1			1	
<u>i</u> j	at maximum input voltage	Strobe	V <sub>I</sub> = 5.6 V				4			4	mA
	High-level	Address	N - 0 4 M				40			40	
11H	input current	Strobe	vi - 2.4 v				160			160	<b>4</b> 4
1	Low-level	Address	N-04V			-1	-1.6		-1	-1.6	
HL -	input current	Strobe	VI- 0.4 V			-4	-6.4		-4	-6.4	mA
lant es	Supply current,	From VCC1		T orto	<u> </u>	7	10		7	10	<u> </u>
'CC(off)	all outputs off	From VCC2	An imputs at 5 V,	IA = 20 C		13	20	<u> </u>	13	20	mA
laet	Supply current,	From VCC1	V(col) = 6 V,	I(source) = -50 mA,		8	12		8	12	
"UU(on)	one output on	From VCC2	TA = 25°C,	See Note 3		36	55	·	36	55	mA

### SN55327, SN75327 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

### SN55327, SN75327 switching characteristics, VCC1 = 5 V, TA = 25°C

PARAMETER !	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<u>ም</u> ርዝ	Collectors	VS = VCC2 = 15 V. RL = 24 Ω, CL = 25 pF,		35	55	
PHL	W, Z or X, Y	See Figure 5 and Note 4		30	55	1. <sup>05</sup>
<b>TLH</b>	WYY or 7	V <sub>[col)</sub> = V <sub>CC2</sub> = 20 V, R <sub>L</sub> = 100 Ω <sub>c</sub> C <sub>L</sub> = 25 pF.		30		
THL	, , , , , , , , , , , , , , , , , , ,	See Figure 6 and Noze 4		10		r.s.
Vou	Collectors	$V_{S} = V_{CC2} = 24 V$ , $R_{L} = 47 \Omega$ , $C_{L} = 25 pF$ ,	V- 25			
• U/I	W, Z or X, Y	I(sink) = 500 mA, See Figure 5 and Note 4	*S-23			l mv

Unless otherwise noted,  $V_{CC1} = 5.5$  V,  $V_{CC2} = 24$  V. See Figure 3. All typical values are at  $T_A = 25^{\circ}$ C. Under these conditions, not more than one output is to be on at any one time.

<sup>1</sup> TPLH <sup>II</sup> propagation delay time, low-to-high-level output TPLL <sup>II</sup> propagation delay time, high-to-low-level output TPLH <sup>II</sup> transition time, low-to-high-level output

THL # transition time, high-to-low-level output

VOH \* High-level output voltage (after switching)

:.OTES: 3. These parameters must be measured using Pulse techniques.  $t_{yy} = 200 \, \mu s$ , duty cycle < 2%. 4. A 350-Ω resistor is connected between node R (pin 4) and VCC2 (pin 1) with Rint (pin 5) open.

For typical characteristic curves, Figures 11 through 14 of the SN55325/SN75325 data sheat apply for these circuits.

TEXAS INSTRUMENTS POST OFFICE BOX 1012 - DALLAS TEXAS 75222





TEXAS INSTRUMENTS

# SYSTEMS INTERFACE CIRCUITS

### SERIES 55450B/75450B **DUAL PERIPHERAL DRIVERS** BULLETIN NO. DL-S 7311798, SEPTEMBER 1973

#### PERIPHERAL DRIVERS FOR **HIGH-CURRENT SWITCHING AT HIGH SPEEDS**

#### performance

- 300-mA Output Current Capability
- **High-Voltage Outputs**
- No Output Latch-Up at 20 V
- **High-Speed Switching**

#### ease-of-design

- **Circuit Flexibility for Varied Applications** . and Choice of Logic Function
- TTL or DTL Compatible Diode-Clamped Inputs
- Standard Supply Voltages

SUMM	ARY OF SERIES 55450	B/754508
DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGES
SN554508	Positive-AND <sup>†</sup>	J, J8
SN55451B	Positive-AND	JP, L
SN554528	Positive-NAND	JP, L
SN554538	Positive-OR	JP, L
SN55454B	Positive-NOR	JP, L
SN754508	Positive-AND <sup>†</sup>	J, N
SN75451B	Positive-AND	L,P
SN754528	Positive-NAND	LP

\*With output transistor base connected externally to output of gate.

L.P

L.P

Positive-OR

Positive-NOR

#### description

Series 55450B/75450B dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL or DTL logic. The 55450B/75450B family is functionally interchangeable with and replaces the 75450 family and the 75450A family devices manufactured previously. The speed of the 554508/754508 family is equal to that of the 75450 family and a test to ensure freedom from latch-up has been added. Diode-clamped inputs simplify circuit design, Typical applications include high-speed logic buffers, power drivers, relay drivers. lamp drivers, MOS drivers, line drivers, and memory drivers. Series 55450B drivers are characterized for operation over the full military temperature range of -55°C to 125°C; Series 75450B drivers are characterized for operation from 0°C to 70°C.

SN754538

SN754548

The SN55450B and SN75450B are unique general-purpose devices each featuring two standard Series 54/74 TTL gates and two uncommitted, high-current, high-voltage n-p-n transistors. These devices offer the system designer the flexibility of tailoring the circuit to the application.

The SN55451B/SN75451B, SN55452B/SN75452B, SN55453B/SN75453B, and SN55454B/SN75454B are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

									CC	)N'	TE	NT	TS.															PAGE
Maximum Ratings and	Re	ю	m	me	nd	led	O <sub>1</sub>	per	ati	ing	C	ŝ	lit	ior	15													10-43
<b>Definitive Specification</b>	s																											
Type SN554508		•							•	•			•			•							•					10-44
Type SN75450B		•				•					÷									-								10-46
Type SN554518																		•										10.48
Type \$N754518	•										ł.				•		•	•		÷		•						10 49
Type SN55452B	•	•									. •	•	•				•		•				•	•				10-50
Type SN75452B	•						•						•	•	•			•			•			•	•	•		10-51
Type \$N554538		•		•	•	•	•			•		•								٠	•	•	•		•	•		10-52
Type SN754538	•			٠		•	•	•		•		•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	10-53
Type SN554548	•			•					•	•				•	•		•		•	•	•		•	•				10-54
Type SN75454B	•	٠	٠	•	•		•	•	•					•	•	•	•	•		•		•	٠	٠		•	•	10-55
D.C Test Circuits	•	•		•	•						٠			٠	٠	٠	•	•	•	•	•	•	•	•	•	•	•	10.56
Switching Time Test Ci	rci	uit	s a	nd	v	oit	age	• 11	lav	efc	brn	15	٠	٠	•	•	•	÷.			•	•	•	•	•	•		10-58
<b>Typical Characteristics</b>		•	•		•	•		•	٠	•	•	•	•		•	•	•	•	•	•	•	•		•	٠	•	•	10-62
Typical Applications	•				۰.	•			•																	•		10-63

TENTATIVE DATA SHEET

# 10.42 This document provides tentative information TEXAS INSTRUMENTS

on a new product. Texas instruments reserves the right to change specifications for this product in any manner without notice. POST OFFICE BOX 5312 + DALLAS, TERAS 75222

## SERIES 55450B/75450B **DUAL PERIPHERAL DRIVERS**

		SN35450B	SN55451B SN55452B SN55453B SN56454B	 SN 754508	SN754518 SN754528 SN754538 SN754548	UNIT
Supply voltage, VCC (see Note 1)		7	7	7	7	V
Input voltage		5.5	5.5	5.5	5.5	V
Interemitter voltage (see Note 2)		5.5	5.5	5.5	5.5	V
VCC-to-substrate voltage	0	35		35		V
Collector-to-substrate voltage		35	· ·	35		V
Collector-base voltage		35		35		V
Collector-emitter voltage (see Note 3)		30		30		V
Emitter-base voltage		5		5		V
Output voltage (see Note 4)	· · · · · · · · · · · · · · · · · · ·	<u>.</u>	30		30	V
Collector current (see Note 5)		300		300		mA
Output current (see Note 5)			300		300	mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 6)		800	600	800	800	mi¥
Operating free-sir temperature range		-55 to 125	-55 to 125	0 to 70	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	-65 to 150	65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J, JB, JP, or L package	300	300	300	300	•c
Lead temperature 1/16 inch from care for 10 seconds	N or P package	260	260	260	260	°c

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTES: 1, Voltage values are with resp ett to network ground terminal unless otherwise specified.

2. This is the voltage between two emitters of a multiple-emitter transistor, 3. This value applies when the base-emitter resistance  $(R_{B,E})$  is equal to or less than 500  $\Omega$ . 4. This is the maximum voltage which should be applied to any output when it is in the off state.

5. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time inservel must fall within the continuous dissipation rating. 6. For operation above 25°C treaser temperature, rafer to Dissipation Derating Curve, Figure 20. This rating for the L package requires a heat sink that provides a thermal resistance from case to free-air,  $R_{BCA}$ , of not more than 95°C/W.

### recommended operating conditions (see Note 7)

	SER	IES 55	4508	SEA	IES 75	4508	
	MIN	NOM	MAX	MIN	NOM	MAX	UNUT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
Operating free-sir temperature, TA	-55		125	0		70	°C

NOTE 7: For the SN55450B and SN75450B only, the substrate (pin 8) must elways be at the most-negative device voltage for proper operation.

## TYPE SN75450B DUAL PERIPHERAL POSITIVE-AND DRIVER

schematic





Resistor values shown are nominal,

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TTL gates

	PARAMETER		TEST FIGURE	TEST CON	DITIONS	MIN	TYPT	MAX	UNIT
VIH	High-level input voltage		1			2			V
VIL	Low-level input voltage	-	2			1		0.8	V
VI	Input clamp voltage		3	VCC = 4.75 V,	lj = -12 mA	1		-1.5	V
∨он	High-level output voltage		2	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -400 µA	VIL = 0.8 V.	2.4	3.3		v
VOL	Low-level output voltage		1	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,		0.22	0.4	v
li	input current at maximum input voltage	input A input G	4	V <sub>CC</sub> = 5.25 V,	V <sub>1</sub> = 5.5 V	—		1	mA
ЧĤ	High-level input current	input A input G	4	V <sub>CC</sub> = 5.25 V,	V1 = 2.4 V			40 80	Ац
4Č	Low-level input current	input A input G	- 3	V <sub>CC</sub> = 5.25 V.	V <sub>1</sub> = 0.4 V	-	•	-1.6	mA
los	Short-circuit output current‡	·····	5	VCC = 5.25 V		-18		-55	mA
ICCH	Supply current, autputs high			VCC = 5.25 V.	V1 = 0		· 2	4	mA
ICCL	Supply current, outputs low		1.	VCC = 5.25 V.	V1 - 5 V	1	6	11	mA

<sup>†</sup>All typical values at  $V_{CC}$  = 5 V, T<sub>A</sub> = 25°C.

<sup>2</sup>Not more than one output should be shorted at a time.

10-46

ÊŒ

TEXAS INSTRUMENTS

POST OFFICE BOX SOLE + DALLAS, TEXAS 75222

## TYPE SN75450B DUAL PERIPHERAL POSITIVE-AND DRIVER

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

output	transistors
--------	-------------

•	PARAMETER	TES	T CONDITION	s	MIN	TYPT	MAX	UNIT
V(BR)CBO	Collector-Base Breskdown Voltage	IC = 100 #A,	1E = 0		35			V
V(BR)CER	Collector-Emitter Breekdown Voltage	Aبر 1 <sub>C</sub> = 100 μA,	RBE = 500 IL		30			V
V(BR)EBO	Emitter-Base Breekdown Voltage	lε = 100 μA,	1C = 0		5			V
		V <sub>CE</sub> = 3 V, T <sub>A</sub> = 25°C	IC = 100 mA,		25			-
•	Annia Francis Annais Annais	V <sub>CE</sub> = 3 V, T <sub>A</sub> = 25°C	IC = 300 mA,		30			
nfe	Static Porward Current Transfer Hado	V <sub>CE</sub> = 3 V, T <sub>A</sub> = 0°C	IC = 100 mA,	500 NOTE 8	20			
		V <sub>CE</sub> = 3 V, T <sub>A</sub> = 0°C	I <sub>C</sub> = 300 mA,		25			
	Barro Karlana Matana	lg = 10 mA,	1c = 100 mA	See Note 0	Ι	0.85	1	
*BE	Date-Emiliar Voltage	1g = 30 mA,	Ic = 300 mA			1.05	1.2	ľ
N	Collector Emiliar Seturbics Voltage	lg = 10 mA,	Ic = 100 mA	See None B		0.25	0.4	
CE(sat)	Conscion-Emitter Saturation Voltage	1g = 30 mA,	Ic = 300 mA	300 100 8		0.5	0.7	1 .

<sup>7</sup>AH typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. NOTE 8: These parameters must be measured using pulse techniques. t<sub>w</sub> = 300  $\mu$ s, duty cycle < 2%.

### switching characteristics, VCC = 5 V, TA = 25°C

### TTL gates

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
toru	Propagation delay time,		. · · · · · · · · · · · · · · · · · · ·		12	22	
414	low-to-high-level output	12	C. = 15 of B. = 400.0				
	Propagation delay time,		C[-15pr, N[-400 M			15	
4HL	high-to-low-level output				. •	15	615

output transistors

	PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>‡</sup>	MIN	TYP	MAX	UNIT
64	Delay time				8	15	ns
tr	Rise time		IC - 200 mA, IB(1) - 20 mA,		12	20	ns
ts	Storage time		18(2) = -40 mA, VBE(off) = -1 V,		7	15	ns
ų	Fall time		C15 pr, A[= 50 1		6	15	ns

<sup>‡</sup>Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

#### gates and transistors combined

·	PARAMETER	, TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PLH	Propagation datay time, low-to-high-lavel output	1			20	30	ns
TPHL	Propagation delay time, high-to-low-level output	1	1C = 200 mA, CL = 15 pF,		20	30	ns
TLH	Transition time, low-to-high-level output	۰ <sup>۱</sup> (	RL - 50 Ω		7	12	ns
THL	Transition time, high-to-low-level output	1		· ·	9	15	ns
∨он	High-level output voltage after switching	15	V <sub>S</sub> = 20 V, I <sub>C</sub> = 300 mA, R <sub>BE</sub> = 500 Ω	V5-6.	5	÷	mV

### SYSTEMS INTERFACE CIRCUITS

### SERIES 55460/75460 DUAL PERIPHERAL DRIVERS BULLETIN NO. OL-S 7312035, SEPTEMBER 1973

### PERIPHERAL DRIVERS FOR HIGH-VOLTAGE, HIGH-CURRENT DRIVER APPLICATIONS

#### performance

- 300-mA Output Current Capability
- High-Voltage Outputs
- No Output Latch-Up at 30 V
- Medium-Speed Switching

#### ease-of-design

- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL or DTL Compatible Diode-Clamped Inputs
- Standard Supply Voltages

SUMA	ARY OF SERIES 5546	0/75460
DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGES
SN55460	ANDT	8L ,L
SN55461	AND	JP, L
SN55462	NAND	JP, L
SN55463	OR	JP, L
SN55464	NOR	JP, L
SN75460	ANDT	J, N
SN75461	AND	L,P
SN75462	NAND	L,P
SN75463	OR	L,P
SN75464	NOR	LP

<sup>†</sup>With output transistor base connected externally to output of gate

### description

Series 55460/75460 dual peripheral drivers are functionally interchangeable with Series 554508/754508 peripheral drivers, but are designed for use in systems that require higher breakdown voltages than Series 554508/754508 can provide at the expense of slightly slower switching speeds. Typical applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers. Series 55460 drivers are characterized for operation over the full military temperature range of -55°C to 125°C; Series 75460 drivers are characterized for operation from 0°C to 70°C.

The SN55460 and SN75480 are unique general-purpose devices each featuring two standard Series 54/74 TTL gates and two uncommitted, high-current, high-voltage, n-p-n transistors. These devices offer the system designer the flexibility of tailoring the circuit to the application.

The SN55461/SN75461, SN55462/SN75462, SN55463/SN75463, and SN55464/SN75464 are dual peripheral AND, NAND, OR, and NOR drivers, respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

· · ·					_					(	20	NT	TE	NT	s					_	-	•				 PAGE	
Maximum Ratings a	nd	Re	, cc		me	md	ed	O	<b>pe</b> /	ati	ng	C	on	dit	ion	15										10.69	
Definitive Specificat	io	ns i																			-					10-00	
Type SN55460												•														10.69	
Type SN75460																							÷			10.71	
Type SN55461																							Ĵ			 10.73	
Type SN75461																			÷	Ĵ	2		5		Ĩ	10.74	
Type SN55462			۰.		-																		2	1	2	10-75	
Type SN75482																							÷	Ĩ		10.76	
Type SN55463																									1	10.77	
Type \$N75463												:												Ĵ.		10.78	
Type SN55464																		÷					Ĩ			10.79	
Type SN75464																								÷	2	10-80	
D-C Test Circuits		-				•																	1			10-81	
Switching Time Test	C	irci	uit	<b>5</b> 8	nd	V	ol t	<b>89</b> 1	i Vi	lav	efc	) <b>(</b> )	ns													10-33	

TENTATIVE DATA SHEET This document provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this should the any monoer without notice.

# TEXAS INSTRUMENTS

10-67

91

### SERIES 55460/75460 DUAL PERIPHERAL DRIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55460	SN55461 SN55482 SN55463 SN55464	SN75460	SN75461 SN75462 SN75463 SN75464	UNIT
Supply voltage, VCC (see Note 1)		7	7	. 7	7	V
Input voltage		5.5	5.5	5.5	5.5	V
Interemitter voltage (see Note 2)		5.5	5.5	5.5	5.5	V
VCC-to-substrate vol täge	·····	40		40		V
Collector-to-substrate voltage		40		40		V
Collector-base voltage		40		40		V
Collector-emitter voltage (see Note 3)		40		40		V
Collector-emitter voltage (see Nota 4)		25		25		V
Emitter-base voltage		5		5		V
Output voltage (see Note 5)			35		35	V
Collector current (see Note 6)		300		300		mA
Output current (see Note 6)			300		300	mA
Continuous total dissipation at (or below) 25°C free-sir temperature (see Note 7)		800	800	800	800	mW
Operating free-air temperature range		-55 to 125	-55 to 125	0 to 70	0 to 70	°C
Storage temperature range	******	-65 to 150	-65 to 150	-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J, JB, JP, or L package	300	300	300	300	•c
Lead temperature 1/16 inch from case for 10 seconds	N or P package	260	260	260	260	•c

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise specified.

2. This is the voltage between two emitters of a multiple-emitter transistor.

3. This value applies when the base-emitter resistance (Rgg) is equal to or less than 500  $\Omega_{\rm c}$ 

4. This value applies between 0 and 10 mA collector current when the base-emitter diode is open-circuited.

5. This is the maximum voltage which should be applied to any output when it is in the off state.

6. Both halves of these duel circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.

7. For operation above 25°C free-air temperature, refer to Dissipation Derating Curve, Figure 16. This rating for the L package requires a heat sink that provides a thermal resistance from case to free-air, R<sub>BCA</sub>, of not more than 95 °C/W.

### recommended operating conditions (see Note 8)

		0		

	SE	RIES 55	460	SE	UNIT		
	MIN	NOM	MAX	MIN.	NOM	MAX	U.VIII
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
Operating free-air temperature, TA	-55		125	0		70	°C

NOTE 8: For the SN554508 and SN754508 only, the substrate (pin 8) must always be at the most negative device voltage for proper operation.

## TYPE SN75461 DUAL PERIPHERAL POSITIVE-AND DRIVER



electrical characteristics over recommanded operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
VIH	High-level input voltage	. 7		2			V
VIL	Low-level input voltage	7			2	0,8	V
VI	input clamp voltage	8	VCC = 4.75 V. II = -12 mA		-1.2	-1.5	v
юн	High-level output current	7	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 35 V	-	· · · · ·	100	щА
Ve.			V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA	1	0.15	0.4	
·OL			V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA	19. <sup>194</sup>	0.36	0.7	ľ
h.	Input current at maximum input voltage	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V			1	mA
Чн	High-level input current	9	VCC = 5.25 V. VI = 2.4 V			40	μA
hι	Low-level input current	8	V <sub>CC</sub> = 5.25 V, V <sub>1</sub> = 0.4 V		-1	-1.6	mA
1CCH	Supply current, outputs high	10	V <sub>CC</sub> = 5.25 V, V <sub>1</sub> = 5 V		8	11	mA
ICCL	Supply current, outputs low		V <sub>CC</sub> = 5.25 V. V <sub>1</sub> = 0		61	76	mA

<sup>†</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH Propagation delay time, low-to-high-level ou put				45	55	ns
TPHL Propgation delay time, high-to-low-level output		10 = 200 mA, CL = 15 pF.		30	40	ns
truh Transition time, low-to-high-level output	7. "	RL = 50 Ω		8	20	03
TTHL Transition time, high-to-low-level output	7			10	20	ns
VOH High-level output voltage after switching	15	Vs = 30 V, Io = 300 mA	VS-1	D		mV

TEXAS INSTRUMENTS

LOE

<u>9</u>73



# Programmable Multifunction Module

# MODEL 433J/B

**FEATURES** 

Versatility: Provides Transfer Characteristics of Several Function Modules Divides Over a 100:1 Range With a Max Error of

0.25% (433B) Internal Voltage Reference Hermetically Sealed Semiconductors No External Trims Required Low Noise

Low Cost: \$75 (1-9) 433J

### **APPLICATIONS**

Transducer Linearization Signal Processing Raising to Arbitrary Powers Vector Functions Trigonometric Functions (Sine, Cosine, Arctangent)

### GENERAL DESCRIPTION The model 433 is an extremely versatile function module which implements the transfer function:

$$e_{o} = \frac{10}{9} V_{y} \left(\frac{V_{z}}{V_{x}}\right)^{m}, \ 0.2 \le m \le 5.0$$

By either jumper connections on the pins, or selection of two external resistors the user can program the 433 to: multiply, divide, square, square root, root of a ratio, square of a ratio, or raise voltage ratios to an arbitrary power, m.

When used with a low cost op amp, such as AD741, the model 433 may be used to compute the true rms value of a varying signal. With two such op amps, the 433 can be used to perform accurate vector computations over wide ranges of the vector sum.

Due to its log/antilog circuit approach, signal levels of 100mV to 10V may be processed with a maximum output error of 0.25% F.S. (433B). The allowable input range for the three input variables is 0.01 to +10V, for which there is a typical error of  $\pm 5mV \pm 0.3\%$  of the theoretical output voltage for model 433J, and  $\pm 1mV \pm 0.15\%$  for 433B.

Because of its small size, accuracy, versatility, and speed (and all at low cost), the model 433 will prove to be an essential component in equipment requiring on-the-spot computations in real time, or for linearizing a wide range of transducer characteristics in medical, industrial, and process control equipment. Designed with the OEM's needs in mind, the model 433 is attractively priced for new equipment designs.

### **PRINCIPLE OF OPERATION**

The model 433 is comprised of log and antilog circuits interconnected as shown in Figure 1. The log ratio circuit provides

Information furnished by Analog Davices is believed to be occurate and reliable. However, no responsibility is assumed by Analog Davices for its use; nor for any infringements of patents or other rights of the parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Davices.





### Figure 1. Functional Block Diagram

the log of  $V_x/V_z$  to terminals A, B, C where, for exponents other than unity, it is scaled by two external programming resistors (see hook-up diagrams for connection and values of these two resistors). The scaled log ratio from terminal C is subtracted from a signal proportional to the log of  $V_y$ . The resulting expression is operated on by the antilog circuit, yielding an output of

$$e_{0} = \frac{10}{9} V_{y} \left(\frac{V_{z}}{V_{x}}\right)^{\pi}$$

The voltage reference circuit is a high stability (0.005%/°C) voltage source which is generated internally. It is provided as an output terminal for user convenience, and may be used as a constant at any of the input terminals.

### **ONE-QUADRANT DIVIDER**

When connected as a divider, the model 433B has less than ¼% output error over an input signal range of 100:1. This performance is obtained with no external trims, and is nearly twenty times better than that attainable with a 0.1% multiplier/divider connected in a feedback loop.

 Tel:
 617/329-4700
 TWX:
 710/394-6577

 West Coast
 Tel:
 213/595-1783

 Mid-West
 Tel:
 312/297-8710

# SPECIFICATIONS (typical @ +25°C and ±15V unless otherwise noted)

Modei	4331	433B	
Transfer Function	$e_0 = + \frac{10}{9} V_y \left(\frac{V_z}{V_x}\right)^m$	•	DOT LINE DIMENSIONS Dimensions shown in inches and (cm).
Rated Outpur <sup>1</sup>	+10.5V @ 5mA. min	•	<u></u>
Input			1
Signal Range Max Safe Input	$0 \le V_x, V_y, V_z \le 10V, V_x, V_y, V_z \le 18V$	•	0.62 MAX (1.58)
Kesistance	1001-0 +1*	•	
X Terminal	100K12 ±1%	•	
Y Terminal	100FO +14	•	0 20 to 0 25
	100,42 +176		(0.5 to 0.64)
External Adjustment of the			
Exponent, m Range for m <1 (Root)	$1/5 \le m \le 1, m = \frac{R_2}{R_1 + R_2}$	•	-110REF +V30-5 
Range for m > 1 (Power)	$1 \le m \le 5, m = \frac{R_1 + R_2}{R_2}$	•	90X -Vs0-3 80A 00T0-2
	(R <sub>1</sub> + R <sub>2</sub> )≤200Ω	•	708
Accuracy (Divide Mode)2,3			602
Total Output Error @ +25 C			
(for specified input range)			Bottom View : 0 10 GBID
Typical (RTO)	±5mV ±0.3% of output	±1mV ±0.15% of output	
Max Error (RTO)	±50mV	±25mV	Mating Socket AC 1038 (0.25)
Input Range ( $V_z \leq V_x$ )	0.01V to 10V, $V_z$	•	\$3.00 (1-9)
	$0.1V$ to $10V, V_x$	•	
Over Specified Temp, Range	±1%	±1% max	WIRING CONNECTIONS
Output Offset Voltage			Bottom View Shown in All Cases
(Not Adjustable)			
Initial @ +25°C	±5mV	±2mV max	DIVIDE MODE $m = 1$
Offset vs Temp.	±1mV/°C	±1mV/°C max	DES (
Noise, 10Hz to 1kHz			
$V_x = +10V$	100µV rms	•	0-0-0 COM
$V_{x} = +0.1V$	300µV rms	•	VX 0 9 3 0 XV
Bandwidth, Vy, Vz			Q8 <sup>433</sup> 2 −−− 0 ∞
of DC Level	V of V	•	
		•	Vz 0 6
$\mathbf{v}_{\mathbf{y}} = \mathbf{v}_{\mathbf{z}} = \mathbf{v}_{\mathbf{X}} = 10\mathbf{v}$	50kH2	•	eg = 10VZ/VX
$V_{x} = V_{x} = V_{x} = 0.1V$	SkH7	•	
$V_{\rm H} = V_{\rm Z} = V_{\rm X} = 0.1V$ $V_{\rm H} = V_{\rm H} = 0.01V$	400Hz	•	DOWERS
Full Output (V., or $V_{-} = 5VDC$	$(V_{-}) \times (5 \text{ kHz})$	•	PUWERS m 🖈 1
±5VAC)	( · <b>x</b> ) = ( · · · · · · · · · · · · · · · · · ·		m + (R. + R.)/A. R.
Reference Terminal Voltage <sup>1</sup>		······································	(R, + R ) < 200;:
V <sub>m</sub> (internal Source)	+9.0V ±5% @ 1mA	•	
vs Temp (0 to $+70^{\circ}$ C)	±0.005%/°C	•	He+ 0
Power Supply Bange			
Rated Performance	<b>±15VDC @ 10mA</b>	•	Vx 0
Operating	±(12 to 18)VDC	•	8 2 8
Temperature Range			
Rated Performance	0 to +70°C	-25°C to +85°C	Vz E
Storage	-55°C to +125°C	-55°C to +125°C	
Mechanical	. <u></u>		•o • <u>10</u> Vy ( <u>VZ</u> )
Case Size	1.5" x 1.5" x 0.62"	•	R00TS m ≤ 1
Mating Socket	AC1038	•	m ≤ R -{(R, → R -)
Price			(B) + 6 (1 + 300+)
(1-9)	\$75	\$87	BEE 0
(10-24)	\$69	\$77	V ~ 10
*Same specifications as 433J.			433 3

<sup>1</sup> Terminals short circuit protected to ground.

<sup>3</sup>Accuracy is specified in divide mode which is a worst case condition. Input range is 10mV to 10V for specified accuracy when connected as a multiplier.

<sup>2</sup> Error is defined as the difference between the measured output and the theoretical output for any given pair of specified input voltages. Specifications subject to change without notice.



# Applying the Multifunction Module



Figure 2. Comparison of Divider Error vs. Denominator Level for Model 433J and a Conventional Mult./Div.



Figure 3. 433 Small Signal Bandwidth vs. Input Voltage



Figure 4. Varying the Ixponent, m



Figure 6. Model 433 No se vs. Denominator for Various Exponents, m

MODEL 433B – 0.25% DIVIDER, WIDE DYNAMIC RANGE Probably the most impressive performance improvement owing to model 433's log/antilog circuit approach, is its ability to hold high divider accuracies over a wide 100:1 input signal range.

When using a conventional multiplier/divider as a divider, accuracy, offset drift, and noise performance are all degraded as the denominator is decreased.

For model 433, accuracy, offset drift, and noise performance are all virtually independent of denominator level as illustrated in Figure 2 and this performance is obtained with no external trims.

### FREQUENCY RESPONSE

A curve of amplitude vs. bandwidth for model 433 is shown in Figure 3. For all input terminals, the small signal frequency response (-3dB point) is signal level dependent, decreasing from 100kHz for a 10V input to 400Hz for a 10mV input. These small signal measurements are made by superimposing a 10% small signal amplitude on the DC level being characterized.

Full output for a  $\pm 5$  volt signal superimposed on a 5VDC level is 50kHz for the multiplier, and  $V_X \times 5$ kHz for the divider.

### VARYING THE EXPONENT, m

Presented in Figure 4 is a family of curves which illustrates the effect of varying the exponent, m. All curves have been scaled for the full scale output of 10V by reducing the 433's transfer equation to  $e_0 = 10 (V_z/V_x)^m$ . For applications where a continuous variation in m is desired, connections should be made as shown in Figure 5C. Model 433 features very small accuracy changes ( $\approx 0.1\%$ ) as m is adjusted over the entire range from 0.2 to 5.



Figure 5. Resistor Programming for the Exponent, m.

Various values of m are programmed by two external resistors,  $R_1$  and  $R_2$ . For values of m < 1 resistor connections are made to terminals, 1, 7, 8 as shown in Figure 5A. For values of m > 1, see Figure 5B. For m = 1, connect terminals 1, 7 and 8 together.

### NOISE PERFORMANCE

The curves shown in Figure 6 are for output noise vs. signal level in a 1kHz BW for worst case conditions. These conditions exist when  $V_X$  is equal to  $V_Z$  and is varied over the specified range. It should be noted that for 0.1V inputs the effective gain is 100. To retain the full performance capability of model 433, all external noise sources should be isolated from the input terminals.

An exceptional advantage of the 433 over other means of dividing is revealed by these curves. That feature being that noise is virtually independent of signal level. For a 100:1 signal level change of the denominator, the output noise is changed only 3:1. Division by using a multiplier in the feedback loop exhibits a 100:1 increase in output noise for a denominator signal level change of 100:1.



Figure 7. Divider

When connected as a divider as shown above, the 433 has less than ½% error (50mV) for input signals from 100mV to 10V. Output noise, offset drift and accuracy are all virtually independent of signal level and no trims are required.



Figure 8. Transducer Linearization

A transducer's output may be linearized by utilizing the 433 as an exponentiator. In the example above, a transducer is used to convert a force, F, to a voltage, V. The desired relationship being V directly proportional to F; i.e., V = CF where C is constant.

The actual output for this example is proportional to F, but is a nonlinear relation which can be approximated by  $CF^{1/2.2}$ . Connecting the 433 as shown with m = 2.2 provides the desired relation of  $e_0 = CF$ .



Figure 9. Square Root

The square root of a single variable may be obtained with no external components when connected as shown above. Noise performance is even better than that for the multiply or divide mode.



Figure 10. True RMS

By combining the 433 with a simple filter, using an external op amp as shown above, the true RMS value of a one quadrant input signal may be computed. Accuracy is not degraded by crest factor, provided the maximum input is 10V or less.

The 433 output is applied to an integrator to average the signal and is then fed back to the X input to obtain the square root of the mean square of the input.

Accuracy of 5mV + 0.1% of reading may be achieved over an input range of 500:1.





The vector computation circuit shown in Figure 11 illustrates the extreme versatility of model 433. Used with two inexpensive op amps the 433 is used as a basic building block, which in this case, provides the square root of the sum of the squares.

This application is based on the identity for the difference of squares. The derivation is shown by the equations above and the final equation for  $V_c$  is implemented.

Due to the excellent inherent accuracy of the above circuit (error = 0.1% of reading), matched resistors with a low T.C. should be used. Errors of only 0.1% of the theoretical output may be achieved over signal levels of +100mV to +10V.

The usefulness of model 433 extends beyond the illustrative examples shown above. Model 433 may also be used to generate basic trigonometric functions (sine, cosine, arctangent). Further detailed applications information on model 433 is provided in the Nonlinear Circuits Handbook, published by Analog Devices.

# ANALOG CMOS DEVICES 8 and 4 Channel Analog Multiplexers

### **GENERAL DESCRIPTION**

The AD7501 is an 8 channel analog multiplexer which switches one output to one of 8 inputs depending on the state of 3 binary inputs. An "enable" control allows for disconnecting the output regardless of the digital input states. The AD7502 is identical to the AD7501 except it has 2 outputs switched to two of 8 inputs depending on 2 binary inputs.

### **ORDERING INFORMATION**

AD7501J:	0 – +75°C	AD7502J:	0 – +75°C
AD7501K:	0 - +75°C	AD7502K:	0 - +75°C
AD7501S:	-55°C - +125°C	AD7502S:	-55°C - +125°C

### **PACKAGE VERSIONS**

Suffix "D": Ceramic Dip Suffix "N": Plastic Dip

### ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> - (to Gnd)					٠.	•	•	+17V
V <sub>SS</sub> - (to Gnd)								-17V
Switch Voltage (to	o Vss	).						+27V
Switch Current					•			10mA
<b>Digital Input Volt</b>	age R	ange	ε.	•	•	•		V <sub>DD</sub> to GND
<b>Power Dissipation</b>	(pacl	kage	)				÷	
up to $+75^{\circ}C$						•	•	450mW
derates above +	·75°C	at						6mW/°C
<b>Operating Temper</b>	ature							-55°C to +125°C
Storage Temperati	ure		•					-65°C to +150°C

### CAUTION:

- 1. Do not apply voltages higher than  $V_{DD}$  and  $V_{SS}$  on any other terminal, especially when  $V_{SS} = V_{DD} = 0V$  all other pins should be at 0V.
- 2. The digital control inputs are zener protected. However, permanent damage can occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

### **BONDING DIAGRAM**



### **FUNCTIONAL DIAGRAMS**







### TRUTH TABLES

AD7502

		AD75	101		AD7502							
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	ON	· [	A <sub>1</sub>	Ao	EN	ON			
L	L	L	н	1		L	L	н	1 & 5			
L	L	н	H	2		L	H	н	2 & 6			
L	Н	L	H	3 -	1	Н	L	H	3&7			
L	Н	Н	н	4	1	H	H	н	4&8			
Н	L	L	H	5	1	x	х	L	NONE			
H	L	н	н	6	1							
н	н	L	Н	7								
н	н	H	н	8								
х	х	x	L	NONE								

### **PIN CONFIGURATION (TOP VIEW)**



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. 
 Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062

 Tel: 617/329-4700
 TWX: 710/394-6577

 West Coast
 Tel: 213/595-1783

 Mid-West
 Tel: 312/297-8710

# **SPECIFICATIONS** ( $V_{DD} = +15V$ , $V_{SS} = -15V$ unless otherwise noted)

PAKAM	ETER		SWITCH	т <sub>д</sub> (°С)	MIN	TYP	MAX	UNIT	TEST CONDITIONS
ANALO	<u>G SWITCH</u>			a Trans in an					· · · · · · · · · · · · · · · · · · ·
R <sub>ON</sub>			ON	+25		170	300	Ω	$-10V \leq V_S \leq +10V$ $I_S = 1mA$
R <sub>ON</sub> vs.	vs		ON	+25		20	×	%	$V_S = -10V$ to $+10V$ Is = 1mA
RON VS.	Temperature		ON			0.5		%/°C	
R <sub>ON</sub> bet	ween Switche	S	ON	+25		4		%	$V_{S} = 0V$
betwee	n Switches		ON			±0.01		*/°C	$I_{S} = 1mA$
		· · · · · · · · · · · · · · · · · · ·	OFF	+25		0.2	7		محمو محركا الرابان التواصير بنواد محدد
		Commercial	OFF	0 to +75		0.2	50	nA	$V_{S} = -10V, V_{OUT} = +10V$
IS		Military	OFF	+25			0.5	nA	$\frac{2nd}{Vc} = \pm 10V  Vc = \pm 10V$
			OFF	-55 to +125			50	nA	$V_{S} = +10V, V_{OUT} = -10V$
	1	Commercial	OFF	+25		1.0	10	nA	an ann a dh' an an Annaichean an Annaichean Annaichean an Annaichean Annaichean ann an Annaichean ann an Annaic Annaichean an Annaichean Annaichean Annaichean Annaichean Annaichean Annaichean Annaichean ann an Annaichean Ann Annaichean Annaichean Annaichean Annaichean Annaichean Annaichean Annaichean Annaichean Annaichean Annaichean A
	AD7501		OFF OFF	U to +/5			250	nA	
•		Military	OFF	-55 to +125			250	nA	$V_{S} = -10V, V_{OUT} = +10V$
IOUT		Commercial	OFF	+25		0.6	5	nA	
	AD7502	Commercial	OFF	0 to +75			125	nA	"enable" low
		Military	OFF	+25			3	nA	
ар Ат	· · · ·		OFF	-55 to +125	× •		125	nA	
IOUT -	ISI		UN	+23		ii.	2	nA	V <sub>S</sub> = 0
DIGITA	L CONTROL								
VINL				+25			0.8	V L	-
	AD7501J AD7502J			+25	4			v	SEE NOTE
VINH	AD7501K								
	AD75015 AD7502K			+25	2.4			v	
	AD7502S								
IINL	·····		·····	+25		10		nA	
or		Commercial		0 to +75		100		лА	
IINH	20 · · · · · · · · · · · · · · · · · · ·	Military		-55 to +125		1		μA	at a second and a second as a
C <sub>IN</sub>			• •	+25		3		pF	
DYNAM CHARA	IC CTERISTICS								
TON				+25		0.8		μs	×
TOFF				+25		0.8		μs	·
Cour			OFF	+25		5 30		pF pF	
CSOUT			OFF	+25		0.5		pF ·	
Css betw	veen any							-	
two swit	ches	·	OFF	+25		0.5		pF	
POWER	SUPPLY		OFF	. 35					
Ipp (Qui	escent)		OFF	+25		1	100	μΑ μΑ	INPUTS LOW
Inn			ON	+25		0.2	0.5	mA	ALL DIGITAL
ISS			ON	+25		1	100	μA	INPUTS HIGH
PRICE	(1-49)								and a second
AD7501	ID/AD75021	J				28.00		\$	
AD7501	JN/AD7502JI	4	ĩ			18.00		ŝ	
AD7501	KD/AD7502	KD N				30.00		\$	
AD7501	SD/AD75025	LN D				20.00 44.00		5 5	
								· · · · ·	

NOTE : A pull-up resistor, typically 1-2kΩ, is required to make the AD7501J and AD7502J compatible with TTL/DTL levels. The maximum value is determined by the output leakage current of the driver gate when in the high state.

Specifications subject to change without notice.

# ANALOG CMOS DEVICES 8 and 16 Channel Analog Multiplexers

### PRELIMINARY DATA SHEET

### FEATURES

**300**Ω

1.5 mW

R<sub>ON</sub> Power Dissipation TTL/DTL/CMOS Compatible Break Before Make Switching Silicon Nitride Passivation Replaces DG506/DG507

### **GENERAL DESCRIPTION**

The AD7506 is a monolithic CMOS 16-channel analog multiplexer packaged in a 28-pin DIP. It switches a common output to one of 16 inputs, depending on the state of four address lines and an "enable". The AD7507 is identical to the AD7506 except it has two outputs switched to two of 16 inputs depending on three binary address states and an "enable".

The AD7506 and AD7507 are excellent examples of a high breakdown CMOS process combined with a double layer interconnect for high density. Both units are silicon/nitride passivated featuring increased stability and reliability.

### ORDERING INFORMATION

AD7506J	:	0°C to +75°C
AD7506K	:	0°C to +75°C
AD7506S	:	-55°C to +125°C
AD7506T	:	-55°C to +125°C
AD7507J	:	0°C to +75°C
AD7507K	:	$0^{\circ}C$ to $+75^{\circ}C$
AD7507S	:	-55°C to +125°C
AD7507T	:	-55°C to +125°C

### PACKAGE VERSIONS

Suffix "D":

28-pin Ceramic DIP

### PIN CONFIGURATION (TOP VIEW)



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# AD7506/AD7507

### **FUNCTIONAL DIAGRAMS**









### TRUTHTABLE

		F					
ſ	••	1.	•••	•	+	Shile is	A.2
ĩ	••						i
				,	•		
	•		1		- 1 <sup>-</sup>	÷	1 11
			:			1	j n j
		1	1.0		÷		
	.,		1.1		:	A	[1]
							- i i i
				3	1		111
		<b>1</b>		44	1	3	- i i i
•	1		•	1	۰.		X
			1			• 1	<u>ن</u> ــــــــــــــــــــــــــــــــــــ
		•	1			2	
	1	:		••	1.1		
	1					14	
•	1		1			2 <b>1</b>	
				2		15	
٠	•		•	•		MAN.	

### AD7507

A2	4	۰.,	۴.	UN NULCH PAIR			
*		10		15 *			
		1	4.	24.00			
• 3	1	0	1	3.8.11			
• 1		1	L	4 3 12			
1			1	5 . 13			
1 1		1	1	6 à 16			
1.				74.15			
1				# 5.10			
x	3	<b>x</b>	., '	MINE			

### ABSOLUTE MAXIMUM RATINGS

$V_{DD}$ (to GND)	•		•	•		•			. +17 V
V <sub>SS</sub> (to GND)									-17 V
Switch Voltage (to VSS)								•	. +27 V
Digital Input Voltage Range		٢.					۷۲	D	to GND
Switch Current			•		•	•			10 mA
Power Dissipation (Package)									
To +70°C				•				1	200 mŴ
Derate Above +70°C by .								10	∩mW/°C
Operating Temperature					-:	55	°C	to	+125°C
Storage Temperature					(	65	°c	to	+150°C

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062 Tel: 617/329-4700 TWX: 710/394-6777

# SPECIFICATIONS (VDD = +15 V, VSS = -15 V unless otherwise noted)

PADAMETER		VERSION	SWITCH	@ 25`C			Over Specified				
1.0.8	ame i dr	VERSION	CONDITION	MIN	TYP	MAX	MIN	MAX	UNITS	TEST CONDITIONS	
ANALOG SWITC	CH			(							
Repair		Ј, К	ON	(	300	450		550		~	
SON		S, T	ON	1		+00		500		$V_{S} = -10 V$ to +10 V, $I_{S} = 1 mA$	
RON VS. VS		All	ON		15				%		
RON Berween Sv	vitches	All			0.5			ł –	%/°C		
RON Between Sw	vitches vs. Temperature	All	ON		0.05				% «V°C	$V_{S} = 0 V, I_{S} = 1 mA$	
10		J, K	OFF		0.05	5		50	пА		
.2			OFF		0.05	1		50	nA	$V_{S} = -10 V, V_{OUT} = +10 V$	
	AD7506	J, K	OFF		0.3	20		500	лА	and	
IOUT		5,1	OFF		0.3	10		500	nA	$V_{S} = +10 V$ , $V_{OUT} = -10 V$	
	AD7507	у, к S, T	OFF		0.3	10		250	nA	"Enable" Low	
-	AD7506	J, K	ON		0.3	20		500	nA		
lour - le	AD/300	S, T	ON		0.3	10		500	nA		
-001 -3	AD7507	J, K	ON		0.3	10		250	nA	v <sub>S</sub> = 0	
		S, T	ON		0.3	5		250	nA		
DIGITAL CONTI	ROL	1									
VINL		1.0						0.8	v		
V <sub>INH</sub>		), S K T					3.0		v	Note 2	
Invi or liver		All				10	2.4	30	- V	· · · · · · · · · · · · · · · · · · ·	
CIN		All			3				pF		
DYNAMIC CHAP	RACTERISTICS										
		J, S			700				ns		
<sup>t</sup> transition		К, Т			700	1000			กร	VIN: 0 to 3.0 V	
topen		All			100				ns		
ton(En)		J, S			0.8				μs		
		K, T				1.5			μs	VFN: 0 to 3.0 V	
toff(En)		ј, з К. Т			0.8	,			μs		
******									μς	VEN = 0 R1 = 200 Q C1 = 2.0 = F	
"Utt" Isolation		All			70				dB	$V_S = 3.0$ VRMS, f = 500 kHz	
CS		All	OFF		5				pF		
Cour		All	OFF		40				pF		
Csc Between Any	Two Switches		OFF		0.5				pF		
BOWED SUBDLY		7414	011		0.3				pr		
POWER SUPPLY		1 K	OFF		0.05						
IDD (Standby)		S. T	OFF		0.05	1		,	mA mA		
Ing (Standby)		J. K	OFF		0.05	1			mA	All Digital Inputs Low	
	······	S, T	OFF		0.05	1		2	mA		
DD		J, K	ON		0.3	1			mA		
	······	5, 1 1 K			0.3	1		2	mA	All Digital Inputs High	
ISS		у. к S. Т	ON		0.05	1		2	mA mA		
PRICE (1-49)		1			28.00				-		
		ĸ			10.00				S		
	AD7506	S			76.00				s		
		Ť			80.00				s		
		J			38.00				s		
	AD7507	К			40.00				s		
		S			76.00				-		
		ĩ			80.00				S		

NOTES

Specifications subject to change without notice.
 A <u>pull-up resistor</u>, typically 1-2 kΩ is required to make the J and S versions compatible with TTL/DTL. The maximum value is determined by the output leakage current of the driver gate when in the high state.

### ADDENDUM TO VLA TECHNICAL REPORT NO. 19

MODULE F5

TEST SET

S. LYMPANY

DECEMBER 1977

(Issued November 1978)

This test set is used in conjunction with the Ml Data Set to check the operation of an F5 module. A cable is supplied with the test set for proper interfacing of the test set, F5 module, and Ml Data.Set.

Supply lines of  $\pm 15V$  and  $\pm 5V$  are available from the test set to the F5 module and Data Set. Provisions for monitoring supply current are on the front panel of the test set.

The on-off states of the F5 front panel switches are indicated by the LED's on the test set front panel. The cal driver is monitored similarly, but the LED on the test set will be seen to be flashing at the cal signal rate.

AB-CD wavelength is selected by the Digiswitch on the F5 and is monitored by the LED's on the test set. The LED marked "RST" indicates the reset pulse after a wavelength band is selected.

The LO relay is selected internally in the F5 module when the AB-KU band is selected and this LED should be lit when AB-KU is selected.

AB and CD T-select can be monitored on the test set by the T-select displays. L.O. frequency is also displayed by the test set.

The switched filters for each of the four F7's (A,B,C,D) can be selected and will be displayed by the corresponding display on the test set.

The test set also provides analog signal inputs to the F5 analog multiplexer circuits. These voltages of 7,6,5,4,3,2,1 and 0.5V can be monitored on the Data Set.

# PRINCIPLES OF OPERATION

(Refer to Schematic)

### A. Front Panel Switches and AB-CD Wavelength:

When a front panel switch is activated or a particular wavelength band is selected with the proper command word on the F5, the open collector outputs from the F5 are pulled to ground turning on the proper LED.

### B. L.O. Relay:

When the L.O. relay is activated, J4-AA is pulled down to approximately 0.8V and the LED is turned

### C. Cal Drivers:

The voltage output at  $J_3-27$  and  $J_3-28$  is a square wave between 0 and +15V at the calibration signal rate. In the test set this voltage is divided down to approximately 4.5V and applied to the inputs of a NAND gate (1/4 7400). When both  $J_3-27$  and  $J_3-28$  are high, the output of the gate is low and the LED is illuminated. If both  $J_3-27$  and  $J_3-28$  are low, the output of the gate is high and the LED is off.

### D. AB-CD T-Select, L.O. Frequency, F7A, B, C, D:

Control bits from the F5 module are applied to an HP-5080-7300 on the test set.

### E. Analog:

The analog signals from the voltage divides are applied to 8 pins on connectors J2 and J3 of the test set. Jumpers are placed on the cable connector at the module end of the cable assembly for the additional inputs which require analog voltages. These voltages are applied to the analog multiplexer which can be tested by monitoring the multiplexer output on the Data Set.