VLA Technical Report No. 30
THE HANDYMAN'S GUIDE TO THE DATA SET, MODULE TYPE MI
D. W. Weber

September 1977

1.0 INTRODUCTION. ..... 1-1
2.0 GENERAL FUNCTIONAL DESCRIPTION. ..... 2-1
3.0 DETAILED FUNCTIONAL DESCRIPTION ..... 3-1
3.1 5 MHz Clock Detection and Doubling Logic. ..... 3-2
3.2 Input Signal Synchronization Logic. ..... 3-2
3.3 Message Detection/Loading Logic ..... 3-3
3.4 Command Output Logic. ..... 3-4
3.5 Word 1/Word 2 and Mux Load Sequence Logic ..... 3-5
3.6 Monitor Data Multiplex Address Formulation. ..... 3-6
3.7 Analog Data Gathering Sequence. ..... 3-8
3.8 Output Data Sequencing Logic. ..... 3-9
4.0 ANALOG SUBSYSTEM ALIGNMENT AND TESTS. ..... 4-1
4.1 Alignment Procedure for Revision C A/D Board ..... 4-1
4.2 DC Common Mode ..... 4-2
4.3 AC Common Mode. ..... 4-2
4.4 A/D Adjustment and Test ..... 4-2
4.5 CMR Test. ..... 4-3
5.0 DIAGNOSTIC/TROUBLESHOOTING OBSERVATION POINTS AND DEPENDENCY RELATIONSHIPS ..... 5-1
6.0 TYPICAL COMMAND/DATA CHANNEL LOGIC. ..... 6-1
7.0 DATA SET DOCUMENTATION. ..... 7-1
8.0 I/O SIGNAL PIN ASSIGNMENTS. ..... 8-1
9.0 SPECIAL MODULE DATA SHEETS. ..... 9-1

1. INPUT SIGNAL SYNCHRONIZATION TIMING . . . . . . . . . . . . 3
2. MESSAGE DETECTION - LOADING TIMING. . . . . . . . . . . . . 3
3. COMMAND OUTPUT TIMING . . . . . . . . . . . . . . . . . . . 3
4. MONITOR DATA MULTIPLEX ADDRESS CLOCK PHASE GENERATOR. . . . 3
5. MONITOR DATA OUTPUT CLOCK GENERATOR . . . . . . . . . . . . 3
6. MONITOR DATA OUTPUT CLOCKING, START OF DATA OUTPUT . . . . . 3
7. MONITOR DATA OUTPUT TIMING, PARITY DATA OUTPUT . . . . . . . 3
8. CONTROLLER COMMAND LOAD TIMING. . . . . . . . . . . . . . . 6
9. CONTROILER BINARY MONITOR DATA UNLOAD TIMING. . . . . . . . 6
10. CONTROLLER ANALOG DATA TIMING . . . . . . . . . . . . . . . 6

TABLE OF FIGURES

1. DATA SET COMMAND AND MONITOR DATA AND DATA REQUEST MESSAGE FORMATS . . . . . . . . . . . . . . . . . . 2
2. DATA SET INPUTS, OUTPUTS, AND VITAL SIGNALS . . . . . . . . 2
3. TYPICAL MODULE CONTROLLER LOGIC DIAGRAM . . . . . . . . . . 6
4. DETAILED FUNCTIONAL BLOCK DIAGRAM . . . . . . . . . . . . . 3
5. DATA SET VITAL, ADDRESS AND SIGNAL I/O PIN ASSIGNMENTS . . 8
6. COMMAND/DATA CHANNEL I/O PIN ASSIGNMENTS . . . . . . . . . . 8
7. DATA SET LOGIC FLOW DIAGRAM . . . . . . . . . . . . . . . . 5
8. DATA SET TESTPOINT (J1) WAVEFORMS . . . . . . . . . . . . . 5
9. REV. "D" DATA SET DOCUMENTATION TREE. . . . . . . . . . . . 7
10. MULTIPLEXER - A/D CONVERTER CARD TEST DATA SHEET . . . . . . 4

TABLES

1. DATA SET MULTIPLEX ADDRESSES AND ASSOCIATED FUNCTIONS . . . 2

### 1.0 INTRODUCTION

This manual describes the DCS Data Set (module type M1) functions, operation and specifications and is primarily intended to serve as the principle maintenance, repair and alignment guide. In addition, interfacing information and guidelines are included which may be useful for those who design command or data channels which interact with the Data set.

The functional descriptions contained in this manual are treated in two levels of detail:

1) A brief functional description which provides a general understanding of Data Set functions and operation and is intended to serve as conceptual base for the detailed description which follows. This description also may be useful to the reader who is interested in a general knowledge of the Data Set properties but who has no interest in the circuitry details.
2) A detailed functional description keyed to a block diagram and augmented by logic timing diagrams which graphically illustrate important circuit timing relationships. This detailed description is oriented toward the reader who has a well-developed knowledge of digital machinery and is familiar with the TTL logic families. The reader is referred to commercial logic data books for detailed characteristics of the logic elements used in the Data Set.

The Data Set is the prime focus of interest in this manual but functions of the Antenna and Central Buffers are developed where it is necessary to explain aspects of the Data Set operation. For an understanding of these Buffer units, the reader is referred to the appropriate module or DCS System Manual.

The DCS System Manual describes the usage of the Data Set in the VIA system. The reader is urged to consult this manual for details on the command and data flow timing.

### 2.0 GENERAL FUNCTIONAL DESCRIPTION

The Data Set physical package is fabricated from a one-unit wide, standard VLA module and contains wire-wrapped logic connector boards for the digital logic chips and a removable (for alignment and test) analog multiplexer and A/D converter PC board assembly.

A front panel numeric LED indicates the Data Set address (discussed later) and flashing green and red LEDs respectively indicate monitor data output activity and malfunctioning signal conditions. Front panel test points permit direct oscilloscope observation of the Data Set operation in place. For a general understanding of the Data Set physique see the Data Set Top Assembly Drawing in the pocket in the back cover of this manual.

The Data Set is a synchronous digital machine which detects, error tests and distributes time-serial digital command messages to commanded devices. The Data set also gathers, converts, formats and emits time-serial digital monitor data messages. Both time and space division multiplexing is utilized by the Data Set in interacting with commanded devices and data sources.

The command messages originate in the central control computers and are routed to the Data Set via the Serial Line Controller, Central Buffer, L.O. System, WCC and Antenna Buffer, (see the DCS and VLA system manual for details). The monitor data messages are routed to the Buffers for storage and transmission to the control computers via the units cited above.

The Data Set is a passive machine in that it performs a command or data operation only when stimulated by a Buffer. The Buffer emits a time-ordered serial stream of command, monitor data and data request messages and depending upon the character of the messages the Data Set performs the command and monitor data operations.

The reader should refer to Figure 1 which depicts the formats of the command, monitor data and data request messages. Figure 2 illustrates the relationships of the Data Set inputs and outputs to the other VLA units. Table I relates the multiplex address ranges and Data Set command/data functions.

In performing a command operation the Data Set detects, loads and tests the command message for parity errors. If the command message
contents satisfy the error detection logic, the data set address components of the message are compared with the data set address to determine if the command is directed to the Data Set in question. If so, then the command information and multiplex address are stored for execution of the command. In executing the command the multiplex address is decoded to activate output information, clock and strobe lines causing the command to be serially loaded and stored in the multiplex address-designated device. The antenna address component of the command is not tested by the Data Set other than for parity purposes. The Buffers store only the commands which pertain to their associated antenna so that the Data Sets need not test for antenna address relevance.

The Data Set is caused to perform a monitor data operation when it detects a Data Request Message emitted by a Buffer. The Data Set then gathers both digital and analog data which is formatted into a monitor data message along with multiplex address data set address, antenna address and message parity data components. In the case of monitor data messages which contain analog data there are two analog data values and only one multiplex address. The multiplex address for the second analog value is implied and is the message multiplex address +1 . The monitor data message is then serially output to the Buffer. The Data Set monitor data control logic has a 200 microsecond delay for analog data settling and A/D conversion delay.

The Data Set monitor data sampling operations are time and multiplex address ordered in the VLA cycle. The Buffer evokes two monitor data messages from each Data Set in one VLA cycle. The multiplex addresses for the first monitor data message are derived from an address program stored in a programmable read-only-memory (PROM) which may be programmed to produce any arbitrary sequence of multiplex addresses within a 192 message sequence. The multiplex addresses for the second monitor message are derived in either of

## two ways:

1) Sequential mode in which 128 analog channels are sequentially sampled twice and 64 digital channels are sequentially sampled once over a ten second period.
2) Selected mode in which the multiplex address is set to a fixed channel specified by the Control Computers.
Commands directed to the Data Set designate the selected address and control select/Sequential mode states. In addition the PROM address may be initialized to a base value so that all Data Sets with identical PROMs sample the same data in any given cycle.

The monitor data messages emitted by the Data Set are rebroadcast by the Antenna Buffer as they are stored in the Buffer data memory. This rebroadcasting enables a data tap (see data tap manual for details) to be connected to any Data Set in the antenna for visual display of command or monitor data messages. The Data Set is inhibited from responding to its own monitor data messages to prevent positive feedback perturbations to the logic.

When the Data Set detects a distorted command or monitor data message, parity error detection logic inhibits the execution of the message (if it is a conmand) and the multiplex and Data Set address of the distorted message are stored for future monitor data readout as binary monitor data is read out by multiplex address $200_{8}$. An additional feature of the error data readout is a flag bit which is set if the error is detected in the multiplex address component of the message. A binary counter is included in the error data logic and is used to count the parity errors that occurred in the intervals between address $200_{8}$ data readout meassages. The counter is reset to zero as part of the readout process. Because the Data Set is unable to respond to its own monitor data messages, it cannot test or report its own malfunctioning output.

Analog data is multiplexed in the Data Set by an eight channel differential input multiplexer-buffer amplifier. Each of these inputs
is driven by an eight or sixteen channel single-ended or differential multiplexer located in the modules serviced by the Data Set. The lower four bits of the multiplex address drive the remote multiplexer and the next three bits drive the eight input Data Set multiplexer. The multiplex address is incremented after the first analog to digital conversion so that the second analog data channel can be selected and converted.

The output of the Data Set multiplexer-amplifier drives a sample and hold unit which "holds" the analog data level constant for the analog to digital converter. The Data Set conversion control logic provides a 30 microsecond settling delay for the analog data before the data is held by the sample and hold unit. Ten microseconds after the data is held, the $A / D$ converter is triggered to start conversion. The end-of-conversion pulse from the $A / D$ converter causes the data to be loaded into a storage register for subsequent readout when the monitor data message is output.

The dominant properties of the analog multiplexer - A/D converter are:

Analog signal range - +10.235 to -10.240
Multiplexer "on" input impedance - 100 megohms
Analog Settling Delay - 30 microseconds
Multiplexer "on" resistance - $2 \mathrm{~K} \Omega / 1 i n e$
A/D Conversion Period - 50 microseconds
Common Mode Rejection - $>60 \mathrm{~dB}$ with a $1 \mathrm{~K} \Omega$ source unbalance
Conversion Code - 12 bit offset binary code, 5mv/bit
Settling Time - < $4 \mu \mathrm{sec}$ to . 01\% of full scale
Cross Talk - <lmv, P-P @ 10KHz
Input Over Voltage Tolerance - 35 V , max
Each device serviced by a Data Set contains a small logic controllex driven by the Data Set which decodes addresses and accepts and stores command information. Under address control from the Data Set, the controller loads binary data and serially
emits it to the Data Set. Analog data is routed to the Data Set A/D converter by either single-ended or differential analog multiplexers in the controller. Many different implementations of controllers are possible to service any combination of command or binary and analog monitor channels. The most general implementation utilizes all three and consists of about 13 chips which can decode and store a 24 bit command, load and output 24 bits of binary data and multiplex 8 channels of differential analog data. Figure 3 shows the logic diagram of a typical controller. The use of these controllers located in the various VLA functional modules permits the rack wiring to be minimized and enables the Data Set to service a great many command and. data channels. The full command/data capacity of a Data Set is:

1) 128 analog channels, converted to 12 bit binary values, $\pm 10$ volt analog signal range.
2) 64 channels of 24 bit binary data ( 1536 binary bits).
3) 48 channels of 24 binary command (1172 binary bits).

$\mathrm{H}-50 \mu \mathrm{~S} \longrightarrow$
dATA REQUEST MESSAGE fORmAT, "Q" CHARACTER 1010010100

FIGURE l: DATA SET COMMAND AND MONITOR DATA AND DATA REQUEST MESSAGE FORMATS


FIGURE 2: DATA SET INPUTS, OUTPUTS, AND VITAL SIGNALS

```
MULTIPLEX ADDRESS
        O to 178
    20-378
    40-578
    60-778
    100-1778
    120-1378
    140 - }15
    160-1778
    2008
    201 - 2178
    220-2378
    240-2578
    260-2778
    3008
    3018
    3028
    320-3378
    340-3578
    360-3778
```

FUNCTION
Analog Data Input, ALGI-0
Analog Data Input, ALGI-1
Analog Data Input, ALGI-2
Analog Data Input, ALGI-3
Analog Data Input, ALGI-4
Analog Data Input, ALGI-5
Analog Data Input, ALGI-6
Analog Data Input, ALGI-7
Parity Data Readout
Binary Monitor Data, DIGI-0
Binary Monitor Data, DIGI-1
Binary Monitor Data, DIGI-2
Binary Monitor Data, DIGI-3
Set Data Set to Select Mode
Set Data Set to Sequential Mode
Reset PROM Address Counter
Binary Command, DIGO-0
Binary Command, DIGO-1
Binary Command, DIGO-2

### 3.0 DETAILED FUNCTIONAL DESCRIPTION

This section contains a detailed description of the theory of operation of the Data Set and is broken into sections which have a distinct natural structure, closely keyed to the Data Set Block Diagram, (Figure 4). The Data Set logic is straightforward and easily grasped by those with digital backgrounds, therefore the logic descriptions in the sections are brief and emphasize the most important aspects of the logic rather than exhaustive gate-bygate discussions of the functions of each and every logic element. The logic sections are discussed in the order of increasing functional dependency.

The reader should study the timing diagrams referenced by the description as they graphically illustrate logic operations and are a literal replica of the timing waveforms which may be observed with an oscilloscope. The timing diagrams are keyed to signal source points by the location designator and pin number. Important causative relationships are indicated by arrows from one waveform to others. Clocking relationships are implied by an up or down arrow which indicates the portion of the waveform which causes driven devices to be triggered. Where it is important to the discussion, logic states, time durations, delays or frequencies are marked on the diagrams. A linear time base is employed in all diagrams but delays may be exaggerated for emphasis of race or delay considerations. Waveform sampling is indicated by arrows, tick marks and the letter $S$ to denote sampling.

Finally, logic elements are designated by the location designation and pin number of the driving source. This treatment is one of the conventions of the wire-listing programs which enables close correlation of the wiring documentation with the logic diagrams.

The discussions refer to the "Rev. $C$ " and " $D$ " versions of the Data Set. Earliex revision levels will be upgraded to the "D" level. Revision "C" and "D" are logically identical except for wiring details.

The Revision "D" Data Set logic diagrams are in the pocket in the back cover of this manual.

### 3.1 5 MHz Clock Detection and Doubling Logic

An externally provided, 5 MHz 1.5 volt peak (nominal) sine wave signal is the clock source for the Data Set. A 72710 differential analog comparator A30B "squares" up the 5 MHz signal to drive the Al4 harmonic generator which doubles the 5 MHz clock. The Al4 tank circuit rings at 10 MHz and is "kicked" by the positive-going edge of the drive from inverter Al002. Al0 is a 74 SO4 because of its high switching speed which produces sharp edged drive pulses for the harmonic generator. The drive edges are differentiated by the $10 \mathrm{pf} / 1 \mathrm{~K} \Omega$ circuit in the MPS 918 base circuit and the positive-going edge provides a narrow current impulse to the transistor base. Inverter Al004 is caused to operate in a quasi-linear region by the 2 K resistor in Al4. The output of Al006 is the highest frequency clock source in the Data Set and all clock rates are derived from it.

### 3.2 Input Signal Synchronization Logic

The optically-coupled isolator A30A detects the Data Set input signals and provides ground isolation between the Data Set and Buffers. The data is clocked into shift register A25 by the 10 MHz clock. $1 / 0$ or $0 / 1$ data edges are detected by exclusive or gate A2403 which presets counters Al2 and Al3 to a count state of 41 . This counter is incremented by the 10 MHz clock to a count of 90 which then causes the counter to be reset to the 41 state via the 7402 D3004. Timing Diagram 1 depicts the timing relationships. Output Al313 is a 200 kHz waveform whose positive-going edge is delayed 2 microseconds from the $1 / 0$ or $0 / 1$ input signal edges. This 200 kHz signal is the clock for counters A16 and A1l and also the sample clock for shift register Al8. The purpose of the delay is to sample the input signal at the approximate center of the "S" character bits. A 1 MHz clock is tapped off counter Al211. The use of this clock is discussed later.

$$
3-2
$$

### 3.3 Message Detection/Loading Logic

Shift register Al8 is serially loaded with the input data stream by the phase adjusted 200 kHz clock from Al3l3 described above. Two gates A2610 and A2710 serve as matched filters to detect the presence of a data request message (Q) or start of a command or monitor data message ( $S$ ) in shift register Al8. When the last eight bits of the $Q$ message are
 detection initiates the monitor data gathering sequence described later. Similarly gate A2710 goes true for 5 usec when the last eight bits of the start (S character) portion of a command or monitor data message are loaded into Al8. This $S$ detection activates the message loading sequencing counter consisting of flip-flops B2106 and synchronous counters Al6 and All. This counter generates 45 shift clocks to serially load the message into the loading registers B 30 , B 25 , B20, B15 and Bl0. See Timing Diagram 2 for waveform details. Counter Al6 operates with a radix of 9 to program a parity test of the message data on a byte by byte basis. The parallel contents of register B30 are presented to B26, a parallel parity checker/generator, and at the count of 9 the output of $B 26$ will enable the $J$ input of flip-flop B2110. If there is a parity error, B2llo will be clocked true. At the completion of the loading sequence, the counter is shut off by the fall of Allll which also triggers one-shot Cl810. The strobe output of C1810 causes parity error data to be stored in the error data register (discussed later) if an error occurred in the message. If the message passes the parity test, the cl810 strobe is enabled onto comparator B8 which compares the hardwired data set address with the data set address standing in register $B 10$. If the addresses agree, $B 8$ A=B output passes the $B 2110$ strobe to gate B2914 which further tests the message to determine if it
is a command by anding mux address bits 128 and 64 (both true only for commands). If the message is a command addressed to the Data Set in discussion then the 24 information bits of the message are parallel loaded into registers B24, B19 and B14. The cmd Busy flip-flop Bllll is also set by B2914. The command multiplex address is caused to be stored in the multiplex register A15 and A2 via multiplexers D21, D22, D26 and D27. The multiplexers are pointed to the portions of the message loading registers which contain the command multiplex address by gates D506/10 and D2406/10 and the Cmd Busy flip-flop B1lll. The mux address is strobed into registers A15 and A2 by the leading edge of one shot c3009. c3009 is triggered by the trailing edge of one shot C1810 and provides 100 ns of delay to enable the mux address to propagate through the multiplexers and stabilize at the A15 and A2 inputs before being clocked by c3009. If a parity error should occur, one shot cl807 is triggered on to provide a stretched illumination of the front panel red parity error LED.

Note that the parity test logic operates on both command and monitor data messages and causes error data to be stored for both classes of messages. Thus a parity error in a monitor data message is heard by all Data Sets in the antenna and is multiply reported. Also note that the antenna address is not tested or used in the loading process other than in the parity error tests.

### 3.4 Command Output Logic

In the previous section we saw how the command messages were loaded, error tested and parallel stored. The storage process is completed by about 200 ns after the last load shift clock. The 24 command information bits are immediately unloaded to the command destination which leaves the message loading circuitry free to accept the next message which may immediately follow. The unload
operation is initiated by gate B2914 (mentioned above) which sets control flip-flops Bll05 and Cl511. Bll05 enables counters B17 and B22 to count out 24100 kHz shift clocks and one clock pulse time later a strobe pulse. The 24 command data bits, checks and strobe are enabled to one of three pairs of digital outputs by address decoder Bl2 which is driven by the four high order bits of the multiplex address. The four lower order bits of the multiplex address are decoded by the commanded devices and enable the information output on the three sets of outputs to be loaded and stored. Note that both time and space division multiplexing are used in this command distribution logic. For more details on the utilization of these signals see Section 6 of this manual which contains a typical command channel logic diagram.

The trailing edge of the strobe pulse resets the command busy flip-flop Blll. Bllll forces the multiplex address registers A2 and Al5 to be cleared via the DS busy gate B0613. Thus the multiplex address storage registers are cleared to address 0 between command operations.

Timing Diagram 3 shows the time relationships of the command output logic.

### 3.5 Word $1 /$ Word 2 and Mux Load Sequence Logic

When a data request message (Q) is detected (see Section 3.3), it toggles D2305 which controls the word 1/ word 2 steering of the multiplex address multiplexers D21, D22, D26 and D27. D2305 also increments the PROM address counters D17 and D18. The reader will remember that word 1 (i.e., the first monitor data message evoked by the Buffer in a VLA machine cycle) contains data selected by the program residing in the PROM. Word 2 data is associated with either a computer-specified (i.e., selected address) or a sequentially
scanned address. The word 1/word 2 ordering is accomplished by the two one shots D0405 and D0409, which are triggered by the $Q$ pulses from A2610. The $Q$ pulses occur in pairs (l pair/ VLA machine cycle) and are separated by either 800 microseconds or 4.5 milliseconds depending upon which Buffer drives the Data Set. One shot 00406 is retriggerable with a period of 5 Ms which is greater than the $Q$ pulses separation. This delay causes flip-flop D2305 to be left in the proper state to steer the PROM addresses to the address register when the Buffer requests the first monitor word in the VLA cycle. Shift register D9 is a clock phase generator which generates a time delayed clock to allow the multiplex address enough time to propagate through the address multiplexer to the address register. Other functions of the clock phase generator are initialization of the 200 kHz divider A0705, triggering of the output data sequencing logic, loading of the multiplex address, data set address and antenna addresses in C22 and C27, and the "S" character bits in registers C24 and C26. Timing Diagram 4 shows the clock terms generated by the clock phase generator D9.

The PROM is physically located on the analog multiplexer - A/D board for packaging convenience because of its 24 pin physique.

### 3.6 Monitor Data Multiplex Address Formulation

Counters D17 and D18 are incremented by the leading edge of the $Q$ detector and have a radix of 192, thus the PROM address recycle rate is 192 VLA machine cycles in 10 seconds. Since counters D17 and D18 are incremented by the leading edge of the $Q$ detector, the address program contents of the Prom have about five microseconds to settle through the multiplexer before they are loaded into the multiplex address registers A2 and A15 by the logic described in the section above. This same settling time also applies to the select address and sequential address data.

The select address data is stored in shift register c2l which is loaded by a command addressed to multiplex address 3008.

When this command is detected, the lower eight bits of the command are shifted into $C 21$ and the select/sequential flip-flop is set to the select state. This flip-flop then causes the multiplex address multiplexer to route the selected address stored in C2l to the address registers A2 and Al5.

The sequential address is formed algorithmically by 2 to 1 multiplexers D19 and D20 and full adder D13 under the control of gates D2903, D2906, D1203, C1213, C0510, C0514 and C0506. The sequential addresses scan all 128 analog addresses twice in ten seconds and the 64 digital addresses once in ten seconds. The digital address scan is broken into two scans of 32 channels each between analog data scans. The base for the sequential address counter is the PROM address counter which sequences from 0 to 191 and is incremented once per cycle.

The sequential address algorithm is very simple and involves using the PROM address counter directly, doubling the counter value and/or adding 64 to the count. Briefly the algorithm is as follows:

| PROM Address Counter Range | Sequential Address Counter Range | Algorithm Rule |
| :---: | :---: | :---: |
| $0 \leq \mathrm{Np} \leq 63$ | $0 \leq \mathrm{Ns} \leq 126$ | $\mathrm{Ns}=2 \mathrm{~Np}$ |
| $64 \leq \mathrm{Np} \leq 95$ | $128 \leq \mathrm{Ns} \leq 159$ | Ns $=\mathrm{Np}+64$ |
| $96 \leq \mathrm{Np} \leq 159$ | $0 \leq \mathrm{Ns} \leq 126$ | $\mathrm{Ns}=2 \mathrm{~Np}$ |
| $160 \leq N p \leq 191$ | $160 \leq$ Ns $\leq 191$ | $\mathrm{Ns}=\mathrm{Np}$ |

The control gates enable or inhibit the add 64 and left or no shift logic operations in the adder and multiplexers on the basis of the PROM address register states. The contents of the multiplex address register are used extensively in the Data Set to control the distribution of monitor data and command output clocks, strobes and data. The lower four bits of the
address register are buffered out of the Data Set as low true lines by power Buffer A8. After the completion of a command or monitor data operation, the D5 busy logic Al7 and B6 force the multiplex address register to a zero state. This then makes the sub-mux address assume the zero state so that all external devices will sense this state. The external analog multiplexers will all select this channel and will route it to the Data Set. This forced channel selection is not a problem condition as the Data Set is not perturbed by the presence of this signal.

### 3.7 Analog Data Gathering Sequence

Counter Cl7 and Cl605 are enabled by control flip-flop Cl6ll which is set by the clock phase generator discussed in Section 3.5. The multiplex address had been loaded 1 microsecond earlier in multiplex address registers A2 and Al5. The counter is incremented by 100 kHz clocks from A705 to generate sequential control terms for the sample and hold unit and $A / D$ converter. At 30 microseconds, the sample and hold is set to the hold mode; at 40 microseconds, the $A / D$ start conversion input is triggered by one shot Dl006. After a 50 microsecond conversion, the $A / D$ end of conversion line drops and triggers one shot Dl010 which resets flip-flop A0710 to reset the sample and hold unit to the sample state. Gate Cl913 steers the 500 ns one shot to load the $A / D$ data into shift registers Cl and C2. At 100 microseconds, counter Cl7 increments the multiplex address registers (if the mux address is in the analog data address range) which then causes the next sequential analog channel to be selected by the external analog multiplexer. With the new analog data the sample and hold unit, start conversion, end of conversion and data storage operations occur at 130, 140 and 190 microseconds respectively. At 200 microseconds, flip-flop C1610 is reset and the output data shift operation is initiated by setting flip-flop cl505.

Gate Cl913 generates a binary data strobe which is used to cause binary data sources to load the registers for an impending unload shift.

### 3.8 Output Data Sequencing Logic

The data output operation essentially consists of serially shifting out the address and A/D data stored in the registers described above. Counters C14 and Dl6 are incremented by 100 kHz clock pulses from A705 and generate sequencing and control terms which program the output of the monitor data message. Counter Cl4 operates with a radix of nine to cause parity data to be output at the appropriate points in the output message. Shift register B27 is a Johnson counter with a radix of 10 and is incremented by 1 MHz clock pulses from Al2ll. The counter is initialized to an all zero state by flip-flop Cl505. When Cl. 505 goes high at the start of the output sequencing operation, a wave of five "l"s followed by a wave of five " 0 "s circulate around the register. The gates driven by B27 generate time-phased clocking terms to clock all the monitor data registers. Timing Diagram 5 shows these waveforms and the basic logic. The logic driven by these terms are: parity counter C8, output register C29 and C26, data set/ ant/multiplex address registers C 22 and C 27 , data registers $\mathrm{Cl}, \mathrm{C} 2$, C6 and Cll, parity error registers B5 and C9 and the binary data registers in external binary data channels. These sample clocks are time-phased to avoid race conditions in clocking the long string of concatenated shift registers and also to enable the Data Set to be very tolerant of logic delays in external binary data channels. Timing Diagrams 6 and 7 show the generation and usage of these clock terms. Under multiplex address control multiplexer C7 selects either the $A / D$ converted data or binary data from a binary data channel in some module serviced by the Data Set. And-or-invert gate D0210 selects either the C7 data mentioned above or the parity error data from parity data registers C9 and B5. Every ninth count state of
counter Cl 4 , the parity readout control logic (consisting of gates Bl310, inverters C2514 and C2502 and flip-flop Al705) causes and-or-invert gate D0206 to steer the parity data from flip-flop C 8 into the output data stream.

Gate Bollo causes the clock inhibit flip-flop D1412 to be set at a count of 24 so that the three data registers (i.e., converted analog data, parity error data and external binary data register) see only 24 unload clock pulses which is enough to unload them completely. An additional 16 clock pulses are required to bring these data to the output register C24. This 24 clock pulse count is chosen to permit command channels to operate in a 24 bit circular shift mode so that the contents of command channels may be read out non-destructively as binary data. Module L7 uses this feature. Counter Dl6 is preset to a count of 3 which provides sufficient time for all data to propagate completely through registers C24 and C26 with an additional 45 microseconds of shift time after the last data has shifted through C24 and C26.

The DS busy flip-flop Al7l0 is reset at the completion of the output data shift operation.

An output of flip-flop cl506 is used to inhibit the ability of the Data Set to "hear" its own output when used with an antenna Buffer. The inhibit disables the phase adjust term from exclusive or gate A2403 and clears shift register A18 so that the 200 kHz clocks are not phase perturbed by the Data Set's own output (a positive feedback) and it does not detect the $S$ in its output message.

Parity counter C8 is initialized to the "1" state by the multiplex address clock phase generator and is reinitialized after the parity data for each byte is read out.

Buffers A041l and A0409 drive the data to the Buffer and the data out LED respectively.

### 3.9 Parity Error Data Readout Logic

In the event that a distorted command or monitor data message is detected by the Data Set, gate Bl606 causes the message multiplex and Data Set address components and the error count to be stored in registers $\mathrm{B5}$ and C 9 . In addition if the error occurred in byte 2 of the message, gate B0106 sets flip-flop D231l which is also stored with the data above. In the event that the parity rate is high, counter B4 counts the number of errors (up to 16 ) between the error data readouts on multiplex address 2008. Gate D0610 goes true when multiplex address $200_{8}$ occurs and enables the parity data in registers C9 and B5 to be routed to the output logic via and-or-invert gate D0210. The data is clocked and sampled in the same manner as analog or digital data.


FIGURE 4: DETAILED FUNCTIONAL BLOCK DIAGRAM


TIMING DIAGRAM 1: INPUT SIGNAL SYNCHRONIZATION TIMING

A27-10, S DET


A13-13, 200 KHz AI8 CLK

B2I-6, 100 KHz DTA SH CLK

Al6-15

All-11

B26-5, PAR CLK

C18-10

C30-10


TIMING DIAGRAM 2: MESSAGE DETECTION-LOADING TIMING


TIMING DIAGRAM 3: COMMAND OUTPUT TIMING


TIMING DIAGRAM 4: MONITOR DATA MULTIPLEX ADDRESS CLOCK PHASE GENERATOR


TIMING DIAGRAM 5: MONITOR DATA OUTPUT CLOCK GENERATOR


TIMING DIAGRAM 6: MONITOR DATA OUTPUT CLOCKING, START OF DATA OUTPUT


TIMING DIAGRAM 7: MONITOR DATA OUTPUT TIMING, PARITY DATA OUTPUT

### 4.0 ANALOG SUBSYSTEM ALIGNMENT AND TESTS

The analog multiplexer - A/D converter board is removable from the Data Set for alignment and test in a controllable analog and logic environment. This environment is provided by an $A / D-m u x$ test fixture, (dwg. Dl3720L45) a high precision adjustable DC source (Fluke 343A), a digital multimeter and an oscilloscope.

The $A / D-m u x$ test fixture has a dual bus switching structure and several analog signal sources. Control and conversion logic sequences the multiplex address, triggers the sample/hold unit and A/D converter and displays the converted digital value and mux channel. The Eiming of these terms is identical to those in the Data Set. Control switches permit the multiplex address to sequence or be set at any channel. These switches also permit the selection of continuous or manually triggered conversions and the use of various alignment and perturbation sources.

### 4.1 Alignment Procedure for Revision C A/D Board

1. Set the front panel switches of the mux-A/D test fixture unit as follows:

| CMP/LC | - LC |
| :--- | :--- |
| SCAN/SEL | - SEL |
| MANUAL/OFF | - OFF |
| BUS A 0-JO | -0 |
| BUS A DIFF/CM | - DIFF |
| BUS A +/- | -+ |
| BUS B 0-50 | -0 |
| BUS B DIFF/CM | - DIFF |
| CHANNEL SELECT - CH 0 |  |
| BUS A SOURCE | - GND |
| BUS B SOURCE | - GND |

Set all channel switches to BUS A.
Plug a Revision C A/D board (component side up) into the top socket and turn power switch on.
2. Connect a 4 digit Data Precision DVM between the $S / H$ out
and the analog ground test points, and adjust the $S / H$ offset pot for a reading of 0.0000 V .
3. Move the DVM to the analog out and analog ground test points and set the zero adjust pot on the MMD-8 multiplexer for 0.000 V out.
4. Remove the $D V M$ and adjust the $A D C$ offset pot for a tester display of 0.000 V .

### 4.2 DC Common Mode

1. Set the BUS $A$ DIFF/CM switch to CM. Set the BUS A source to 100 Hz square wave. Switch the desired channel to BUS A and all others to BUS B (GND). With a scops of at least $5 \mathrm{MV} / \mathrm{cm}$ sensitivity connected between the analog out and analog gnd terminals, adjust the DC CMR pot on the MMD-8 for the absolute minimum signal.
4.3 AC Common Mode
2. Using the procedure outlined above, set the BuS A source to a 1 kHz sine wave and adjust the AC CMR pot on the MMD-8.
3. Repeat the $D C$ CMR adjustment of step 4.2.1 to insure proper AC and DC CMR alignment.
4.4 A/D Adjustment and Test
4. Set the BUS A DIFF/CM switch to DIFF and the BUS A source to external. Apply a precision DC reference between the BUS A Hi and Low terminals.
5. Set the reference for +10.000 V and adjust the $A D C$ gain pot for a panel reading of 10.000 V .
6. Set the reference for +0.000 V and adjust the $A D C$ offset adj. pot for 0.000 V . Return to step 2 and repeat until no further adjustment is necessary.
7. Using the test data sheet, Figure 10, vary the external reference from +10.000 V to -10.000 V in 1.0 V increments and record the displayed converted values. It may be convenient to set in small offsets to the IV increments to more effectively evaluate any error biases which may exist in the $A / D$ converter.
4.5 CMR Test
8. Install a $1 \mathrm{k} \Omega$ resistor between the BUS A Hi and Low terminals. Connect desired channel to BUS B.
9. Set BUS A source to external. Set RSA and RSB switches to 0 resistance. Set $A$ and $B+/-$ switches to +. Set $A$ and $B C M / D I F F$ to $C M$.
10. Set BUS $B$ source to $l k$, and note converted value.
11. Set BUS $B$ source to $1 V$ and record value.
12. Set BUS $B$ source to $10 V$ and note value.
13. Calculate and record following values:

$$
\begin{aligned}
& \mathrm{CMR}_{1}(\mathrm{~dB})=20 \log \frac{\mid(\text { step } 3-\text { step 4) }}{1.000 \mathrm{~V}} \\
& \mathrm{CMR}_{2}(\mathrm{~dB})=20 \log \frac{\mid(\text { step } 3-\text { step 5) } \mid}{10.000 \mathrm{~V}}
\end{aligned}
$$

In handling the $A / D-m u x$ board, it is very important to avoid touching the PC board contact fingers as human skin oil and salts may contaminate and corrode the edge connector contacts in the Data Set. This will cause unreliable contact in a few months time. If the contact fingers are touched, the edge connector contact area should be thoroughly cleaned before installing the $A / D-m u x$ board in the Data Set.


FIGURE 10: MULTIPLEXER - A/D CONVERTER CARD TEST DATA SHEET

### 5.0 DIAGNOSTIC/TROUBLESHOOTING OBSERVATION

POINTS AND DEPENDENCY RELATIONSHIPS
Figure 8 shows the timing waveforms which may be observed on the front panel test connector (Jl). These test points are connected to important points in the logic and are a valuable diagnostic aid in evaluating the Data Set logic operations.

Figure 7 shows the Data Set logic flow diagram. This schema illustrates the logic and dependency relationships of the Data Set inputs, stimulus and outputs.


FIG. $7:$ DATA SET LOGIC FLOW DIAGRAM


FIG. 7 : CONT. DATA SET LOGIC FLOW DIAGRAM

FIGURE 8: DATA SET TESTPOINT (JI) WAVEFORMS



SMA-5 Muix Adidress - 5 "32", Hi True

SMA-6 Mux Address - 6 "64", Hi True

SmA-7 Mux Address - 7 "128", Hi True

SMA-0 Sub-Mux Address - 0 "l", Low-True

SMA-1 Sub-Mux Address - 1 "2", Low-True

SMA-2 Sub-Mux Address - 2 "4", Low-True

SMA-3 Sub-Mux Address - 3 "8", Low-True

A/DDATA Converter Analog Data Storage Reg

DSBUSY Data Set Busy, Executing CMD or Gathering New Data

WD1/WD2
pedata

Monitor Word 1/2 Control Flip-Flop

Parity Error Data Storage Reg Output
OR
250 HS CMDS
$700 \mu S$ MON DATA
SAME AS ABOVE


SAME AS ABOVE
same as above

SAME AS ABOVE

24 Bits, Low True


PE Message Data, Hi-True
6.0 TYPICAL COMMAND/DATA CHANNEL LOGIC

In this section, we consider the logic circuitry and functions of a gereralized controller which may be used for module control and monitoring. The controller can accept and store a 24 bit binary command, read out a 24 bit binary data word and multiplex 16 channels of analog data. Figure 3 depicts the logic diagram of this generalized controller. The logic description in this section is a simplistic treatment. The interested reader may refer to the earlier section for a more detailed discussion of the generation and use of the clocking and strobe signals.

A fundamental requirement for a command or data channel is multiplex address enabling or activation. Each channel serviced by the Data Set has a unique 8 bit multiplex address assignment which when decoded enables a command to be stored or data gathered. The four high order bits of the multiplex address are decoded internally in the Data Set and cause the Data Set internal analog multiplexer, binary data and command lines to be activated to interact with a module controller. Each decode state of these higher order bits is associated with a group of 16 multiplex addresses; therefore, up to 16 channels of analog data, command or binary data may be serviced by the analog, command and binary data lines. Referring to Table I we see that the Data Set analog multiplexer can service eight controllers having up to 16 analog channels for a total of 128 analog channels. Combinations of eight and sixteen channel controllers may also be implemented. Four sets of binary monitor lines can service up to 64 channels of 24 bit binary monitor data or 1536 binary bits. Three sets of command lines can service up to 48 channels of 24 bit binary commands or 1172 bits.

The four lower order bits of the multiplex address are bussed to each module controller in a daisy chain. The controllers then decode these lines to generate enabling terms which permit the controller to load commands and output binary and analog data. These low true multiplex address terms are called sub-mux address
and are labeled SMA-0 ("1"), SMA-1 ("2"), SMA-3 ("4") and SMA-3 ("8") on the wire lists and logic diagrams.

All logic lines to a device controller are low true and should not burden the Data Set with more than one standard TTL load. The binary monitor data output gate should be an open collector gate as the binary monitor data lines (DIGI-X) are a daisy chain with the pull-up resistor in the Data Set.

The command portion of the controller consists of a serially loaded shift register, enabled by the decoded multiplex address. At the completion of the serial load, the 24 command information bits are parallel loaded into static storage by the command strobe pulse (STRO-X). Note that the command loading samples (shifts) the command information line (DIGO-X) on the trailing (rising) edge of the clock pulse (CLKO-X). The Data Set shifts out the command information on the leading edge of the clock thus providing a large margin of settling delay.

Binary monitor channels operate in a similar manner but the information flow is reversed. Again the decoded multiplex address enables the logic operations. A strobe (STRI-X) pulse causes the data loading register to parallel load 24 discrete logic level lines. Then a 24 pulse shift clock from the Data Set causes the information to be serially loaded into the Data Set. The data loading, register shifts on the trailing edge of the clock (CLKI-X) pulses while the Data Set samples the data on the leading edges.

The analog multiplexer is driven by the sub-mux lines and may operate in either single-ended or differential mode. The differential mode is preferred in cases where there is more than a few millivolts of common mode signal impressed upon the data. By tying the multiplexer low sides to the common mode sources (there may be more than one), the differential amplifier in the Data Set is able to "buck" out the common mode signal to provide a more accurate conversion of the analog signal.

Timing Diagrams 8, 9 and 10 illustrate the time relationships of the sub-mux address, command, binary and analog signals.

The generalized controller logic schematics shown here are obviously not the only implementation possible (many other arrangements are possible) but they illustrate the interfacing techniques to be used with the Data Set.


* ANOTHER 8 CHANNEL DIFFERENTIAL MULTIPLEXER MAY BE ADDED OR 16 CHANNEL SINGLED MULTIPLEXERS SUBSTITUTED IF COMMON MODE VOLTAGES ARE LOW.

FIGURE 3: TYPICAL MODULE CONTROLLER LOGIC DIAGRAM


*     - this gate must have an open collector as the digi-X line is a party line with the pull-up resistor in the DATA SET.

FIGURE 3: CONT.


timing diagram 9: controller binary monitor data unload timing


A/D START CONV


A/D END CONV


SUB-MUX ADDR STATE

andiog data settling time $\xrightarrow[\text { MUX A }]{30 \mu S}$
$\underset{\text { MUX } A+1}{30 \mu S} \mid$
7.0 DATA SET DOCUMENTATION

Figure 9 is the Revision "D" Data Set documentation file and relates all the Data Set drawings in the assembly hierarchy.


Ass'y Dwg. - Cl3720P38
BOM - Al3720Z83
Drill Dwg. - Cl3720M33
Artwork Dwg. - Bl3720AB36

Ass'd Dwg. - Dl3720P58
BOM - Al3720Z85
Drill Dwg. - Dl3720M45
Artwork Dwg. - Dl3720AB11

### 8.0 I/O SIGNAL PIN ASSIGNMENTS

Figure 5 shows the Data Set vital, address and signal I/O pin assignments. Figure 6 shows the command/data channel I/O pin assignments.

VITAL INPUTS

| +5 V Logic Pwr | J4-10 |
| :--- | ---: |
| 5 V Common | $\mathrm{J} 4-34$ |
| +15 V PWr | $\mathrm{J} 4-16$ |
| -15 V Pwr | $\mathrm{J} 4-17$ |
| Analog Gnd | J4-42 |
| $5 \mathrm{MHz-HI}$ | $\mathrm{~J} 3-\mathrm{MM}$ |
| 5 MHz -Ret | J3-NN |

ADDRESS INPUTS

| Anta-4 ("16") | $J 4-18$ |
| :--- | :--- |
| Anta-3 ("8") | $J 4-24$ |
| Anta-2 ("4") | $J 4-20$ |
| Anta-1 ("2") | $J 4-13$ |
| Anta-0 ("1") | $J 4-2$ |
| DSA-2 ("4") | $J 4-29$ |
| DSA-1 ("2") | $J 4-28$ |
| DSA-0 ("1") | $J 4-11$ |

## SIGNAL INPUTS

| CMD Inp-HI | $J 4-25$ |
| :--- | :--- |
| CMD Inp-Ret | $J 4-26$ |

SIGNAL OUTPUTS

FIGURE 5: DATA SET VITAL, ADDRESS AND SIGNAL I/O PIN ASSIGNMENTS


FIGURE 6: COMMAND/DATA CHANNEL I/O PIN ASSIGNMENTS
9.0 SPECIAL MODULE DATA SHEETS

Four special purpose modules are used in the Data Set. These are:

1. A/D Converter - Datel Kl2BE
2. Analog Multiplexer - Datel MMD-8
3. Sample and Hold - Burr-Brown SHC-85
4. PROM - Intel 1702A

All four of these items are contained on the Analog Multiplexer $A / D$ Converter PC board and are removeable for replacement. The PROM is installed on the A/D board because of its 24 pin physique which would be awkward to mount anywhere else in the Data Set. The PROM address programs are particularized for the data sampling requirements of each application so be sure the appropriate PROM is installed before you leave for an antenna with a Data Set under your axm. Be sure to use a PROM carrier when installing a PROM as the chip leads are very delicate and PROM's are very expensive.

Data Sheets for these four modules are bound in the next few pages.

The $A / D$ Converter data sheet shows only a $\pm 5$ volt input signal range. The A/D Converter used by the Data Set is a specially ordered version which has an input signal range of $\pm 10$ volts (actually +10.235 to -10.240 or $5 \mathrm{MV} / \mathrm{bit})$.

The $A / D$ is configured for bipolar operation and uses the offset adjustment configuration of Note 2 on the data sheet.

The A/D converter output code for bipolar operation is Offset Binary as shown on the data sheet. Inverter D2512 on the MSB transforms the code to 2 's complement format as shown below:
Analog Input
+10.235, +FS
$+10.230, ~+F S-1 ~ b i t ~$
$+5.000, ~+\frac{1}{2} \mathrm{FS}$
$+0.005, \mathrm{CS}+1$ bit
$0.000, \mathrm{CS}$
$-0.005, \mathrm{CS}-1$ bit
$-5.000,-\frac{1}{2} \mathrm{FS}$
$-10.235,-\mathrm{FS}+1$ bit
$-10.240,-\mathrm{FS}$

2's Complement Code
0111111111111
0111111111110
001111100111
000000000001
000000000000
$\begin{array}{llllllllllll}1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1\end{array}$
101111100111
100000000001
100000000000


## GENERAL DESCRIPTION

Modern accuracy, medium conversion speed and relatively low cost is the theme behind the ADC-D and $K$ Series Both use the successive approximation conversion technique. This encoding method is the most popular of all the A/D conversion techniques because it offers a favorable combination of a full monotonic conversion with excellent linearity over the full scale input range.
$A D C-D$ and $K$ series have total conversion speeds of $10 \mathrm{KHz}(100$ رisec) and 20 KHz $(50 \mu \mathrm{sec})$ respectively. Voltage input can be unipolar ( 0 to +10 V ) or bipolar $( \pm 5 \mathrm{~V})$ by external pin strapping. Output coding can be straight binary, offset binary or two's complement with word lengths of 8, 10 and 12 binary bits.
Specified accuracy is $\pm 0.05 \%$ for ADC-D series and $\pm 0.025 \%$ for ADC-K series. Model ADC-D and ADC-K feature $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and 30 $3 \mathrm{pm} /{ }^{\circ} \mathrm{C}$ temperature coefficients respectively nd need not be adjusted over an operating tem-perature range of $0^{\circ}$ to $+70^{\circ} \mathrm{C}$. Digital outputs include up to 12 parallel lines, serial output and an end of conversion status.

Overall dimensions are $2^{\prime \prime} \mathrm{W} \times 4^{\prime \prime} \mathrm{L} \times 0.4^{\prime \prime} \mathrm{H}$. Input power requirements are $\pm 15 \mathrm{VDC}$ and $+5 V D C$ and all input control lines and digital outputs are DTL/TTL compatible.

Basic ingredients of each series is a temperature compensated voltage reference source, successive approximation logic, output storage register/programmer, a low noise voltage comparator and a precision digital to analog converter.
All models feature dual-in-line pinning compatibility on .100" grid pin spacing.
 CONVERTERS ADC-D series ADC-K series

## MODERATE ACCURACY AND SPEED AT LOW COST PRICED FROM $\$ 79.00$

## FEATURES

| $\square$ Highly accurate | $\pm 0.025 \%$ |
| :---: | :---: |
| $\square$ Moderate conversion rate | 20 KHz word rate |
| $\square$ High resolution | Up to 12 binary bits. |
| $\square$ Ultra-Stabie | $\pm 0.003 \% /{ }^{\circ} \mathrm{C}$ |
| $\square$ Adjustment-Free | From $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| $\square$ Small size | 3.2 cubic inches. |
| $\square$ Low profile package | 0.4 inches |
| $\square$ Completely self-contained | *Simply apply D.C. power. |
| $\square$ Hardware compatible | Will mount on $0.5^{\prime \prime}$ card file centers. Compatible with dual in-line pinning. |
| $\square$ OEM de | Generous discounts available. |



MECHANICAL DIMENSIONS INCHES (MM)


## INPUT/OUTPUT CONNECTIONS

| PIN | FUnCTIOM | Pin | FUnCTIOA |
| :---: | :---: | :---: | :---: |
| 1 | E.o.c. (status) | 17 | + SVOC Power in |
| 2 | MSE OUTPut | 18 | + I5VDC POwEA IM |
| 3 | Stant comvent | 19 | -15VOC POWER IN |
| 4 | SERIAL OUTPUT | 20 | POWER GROUND |
| 5 | BIT I OUT (MSS) | 21 | OFFSET (NOTE \\| |
| 6 | bit 2 Dut | 22 | OFFSET (NOTE 21 |
| 7 | Bit 3 OUT | 23 | gaim aojust |
| 8 | BIT 4 Out | 24 | ANALOG GND |
| 9 | Bit 5 out | 25 | analog input |
| 10 | Bit cout |  |  |
| 11 | Bit 7 out |  |  |
| 12 | eit out |  |  |
| 13 | Bit 9 out |  |  |
| 14 | bit io Out |  |  |
| 13 | Bit il out |  |  |
| 15 | Bir 12 our ilsas |  |  |


 PRINTED IN U.S.A.

8 CHANNEL DIFFERENTIAL analog MULTIPLEXER MODEL MMD-8

## 8 CHANNEL DIFFERENTIAL-ANALOG TIME SHARING, WITH THREE OUTPUT AMPLIFIERS

## FEATURES

$\square$ Differential Output Amplifier . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$ Drive
$\square$ High Transfer Accuracy. . . . . . . . . . . . . . $0.01 \%$
$\square$ Fast Settling Time . . . . . . . . . . . . . . $4 \mu \mathrm{sec}$, incl. ampl.
$\square$ Break-Before-Make Switching
$\square$ Parallel Pin alignment with MM-16 16 channel multiplexer for simple
PC board dual pinning as a single-ended option.
BLOCK DIAGRAM


MECHANICAL DIMENSIONS - INCHES (MM)


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | CHANNEL 1 HI INPUT | 17 | DIFF. AMP. POS. IN |
| 2 | CHANNEL 1 LO INPUT | 18 | +15V POWER |
| 3 | CHANNEL 2 HI INPUT | 19 | -15V POWER |
| 4 | CHANNEL 2 LO INPUT | 20 | PWR \& SIG. GND |
| 5 | CHANNEL 3 HIINPUT | 21 | ADDRESS INPUT 1 |
| 6 | CHANNEL 3 LOINPUT | 22 | ADDRESS INPUT 2 |
| 7 | CHANNEL 4 HI INPUT | 23 | ADDRESS TNPUT 4 |
| 8 | CHANNEL 4 LOINPUT | 24 | BUFFER 1 INPUT |
| 9 | CHANNEL 5 HI INPUT | 25 | ADDRESS INHIBIT |
| 10 | CHANNEL 5 LOINPUT | 26 | DIFF. AMP. OUTPUT |
| 11 | CHANNEL 6 HI INPUT | 27 | BUFFEA 1 OUTPUT |
| 12 | CHANNEL 6 LOINPUT | 28 | MUX. HI OUTPUT |
| 13 | CHANNEL 7 HIINPUT | 29 | BUFFER 2 INPUT |
| 14 | CHANNEL 7 LOINPUT | 30 | DIFF. AMP. NEG. IN |
| 15 | CHANNEL 8 HI INPUT | 31 | BUFFER 2 OUTPUT |
| 16 | CHANNEL 8 LOINPUT | 32 | MUX. COOUTPUT |

FROM DATUN

SPECIFICATIONS (Typical @ 25 C)

| INPUT |  |  |  | Enable/Inhibit Delay Brask Time (Broak bofore make) | 300 ns Typ. <br> 80 ns Typ. to 50\% points |
| :---: | :---: | :---: | :---: | :---: | :---: |
| No.\# of Inputs | 8 channel differentiad |  |  |  |  |
| Input Voltage Range | $\pm 10 \mathrm{~V}$ |  |  |  |  |
| Input Overvoltage | $435 V$ max. |  |  | Common mode Voltage Common mode rejection ratio, At 0 to $\mathbf{1 0 0} \mathbf{~ H z}$ | Ein Diff + CMV $=10 \mathrm{Vpk}$ |
| Input Impodsice - -..-.-1 |  |  |  |  | Adjustable for both AC \& DC to: <br> 110 dB with $1 \mathrm{~K} \Omega$ unbalance |
| Without Buffer or Differential amplifier 2k Ohm switch Res. with 50 pf to Gnd. (High \& Low inputs) |  |  |  |  |  |
| With Buffer Amplifier | 100 meg Ohms (Channel on) <br> 200 meg Ohms (Channel off) |  |  | OUTPUT AMPLIFIER CHARACTERISTICS |  |
|  |  |  |  | Outpur Voltage | $\pm 10 \mathrm{~V}$ max. |
| Leakage | .03 nA typ. From off channels into source ( $\mathbf{t} 20 \mathrm{~V}$ differential) |  |  | Ouitpui Current | $\pm 10 \mathrm{mv}$. max. |
|  |  |  |  | Output Loading | $1 \mathrm{k} \Omega$ in paratiel with 1000 pf max. |
| Channal Sedoct | 3 lines straight binary code ${ }^{1}$ trough 8 channel salect) |  |  | Gain | 1.000 adjustable |
|  |  |  |  | Linowity | 0.01\% of Full Scale |
| Inhibit (All chanmals off) Input Logic Lewals DTLITTL/CMOS compatible (For TTL compatability use an open collector device with resistor pull up to +5 V ). | Logical "0" (negative true) |  |  | Offser (Vout-Vin) | Adjustable to $< \pm 1 \mathrm{mV}$ |
|  |  |  |  | Offise-VS- Temperature | $\pm 60 \mu \vee P \mathrm{C}$ |
|  |  |  |  | Stew rate | 100 v/ $\mu \mathrm{s}$ |
|  | CODE | MIN. | UT | Sotting Trum ( 20 V step in) | $4 \mu s$ to $0.01 \%$ of Full scale |
|  | (\%1" | OV | +0.8 V+15 V | Input Power Requiroments | $\pm 15 \mathrm{~V}$ e $\pm 20 \mathrm{~mA}$ max. |
|  |  | +4V |  | PHYSICAL ENVIRONMENTAL |  |
| SWITCHING CHARACTERISTICS (Independent of Amplifier) |  |  |  |  | $\begin{aligned} & 0^{\circ} t 0+70^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |
| Switching Time <br> Sequence Rate | $\begin{aligned} & 500 \text { ns typ. } 1 \mu \mathrm{Sec} \text { max. } \\ & 500 \mathrm{kHz} \end{aligned}$ |  |  | Relative humidity Size | Up to $100 \%$ non-condensing $\mathbf{2 " L}^{\prime \prime} \mathrm{L} \mathbf{2 "}^{\prime \prime} \mathrm{W} \times .375^{\prime \prime} \mathrm{H}$ |
| Crostalk | 10 kHz $1 \mathrm{mvp-p}$ <br> e100kHz $4 \mathrm{mvp-p}$ <br> $@ 1 \mathrm{MHz}$ $40 \mathrm{mvp-p}$ |  |  | Price (1-9) | \$169.00 |
|  |  |  |  | Mating Socket | DILS-2, 2 req'd per module, \$5/pr. |



## TYPICAL SYSTEM APPLICATION -

An 8 Channol, Differmential. Noninverting Detia Acquisition System, using the MMD-8 along with other off-the-chelf Modules from Datel Systerms.


DIFFERENTIAL AMPLIFIER CALIBRATION PROĆĖDÜRE

1. Ground both the cifferuntion amplifier inurring and nor-humerting ingurs. Aljuen the oceput to zere vofits sulay the ZERO trim as suan on 5 DC-coupiad secope.
2. Conmect bosk the inwertine and nowimuertione imputs to a 100 Hz , 20 V plept squaniment cource reforenced to ground. Adiust the DC CMR trion for minimum owepent on a DC scope.
3. Repent step 2 tant uses 1 kH Hz sineweve sonfe and adiust the AC CMR for minimum outport.
4. Ground the inverting inpert. Connect the noninverting input to a 20 V pk-pk, 100 Hz sinewive sowree. Covmect the diffierention inguits of a calitoried secpe tetween the anypifierr"s nonimuerting input and the anplifier curpur. Adjuat the GAIN tein for mimirmom outpert on cre scope. Note that the GABN trime is
 bue the CMR is sffiocted by GAIN sdinet ments.


## SHC85/SHC85ET

anamoy iuncimass/momuar power suppues active fiters/dala conversion products Gmphiters/but-aOC/mutipliers-uividers anatog iunctions/modutar power supplies arive 青位ersidata conversion products minhitiers / BAC ADC/multiphers-dividers

## FAST IC

## SAMPLE-HOLD AMPLIFIERS

## FEATURES

- 14 PIN DIP PACKAGE
- $5 \mu$ sec ACQUISITION TIME
- COMPLETE WITH HOLDING CAPACITOR
- $\pm 0.01 \%$ ACCURACY
- -550 C to $\mathbf{+ 1 2 5 0}$ C TEMPERATURE RANGE (SHC85ET)


## DESCRIPTION

The SHC85 is designed to acquire and hold up to $\pm 10$ volt analog signals to an accuracy of $\pm 0.01 \%$ of full scale range in 5.0 microseconds for a 20 volt step or 4.5 microseconds for a 10 volt step. Featuring internally compensated circuits normally found only in more expensive and larger sample/ holds, the SHC85 offers ultra-linear performance and fast acquisition speeds for the most demanding data acquisition and control applications.
Two models are available; the SHC85 is specified for $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ operation, and the SHC85ET is specified for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation.
The SHC85/SHC85ET are well suited for use in:
Data Acquisition Systems Data Distribution Systems Analog Delay Circuits
Pulse Amplitude Modulation Circuits
Waveform Amplitude Measurement

## BURR-BROWN

RESEARCH CORPORATION
International Airport Industrial Park - Tucson, Arizona 85734 TEL: 602-294-1431•TWX:910-952-1111 •CABLE: BBRCORP
 analog functions/modular power supplies active filters/data conversion products amplifiers / DAC-ADC/multiphers-dividers analog functions/modular power supplies active fileers/data conversion products amplifiers / DAC-ADC/multipliers-dividers onalog functions/modular power supplies active filters/dafa conversion products amplifiers/DAC-ADC/multipliers-dividers anaiog functions/modular power supplies active filters/data conversion products, amplifiers $/$ DAC-ADC/multipliers-tividers analog functions/modular power supplies active filters/data conversion proticts amplifiers/DAC-ADC/ mutipliers-tividers anaiog lunctions/modilar power supplies. active fiters/data conversion products amplifiers $/ \mathrm{DAC}$-ADC/multipliers-dividers analog functions/modular power supplies active fitters/data conversion products amplifiers / DAC-ADC/muitipliers-dividers analog functions/modular power supplies active filters/data conversion products amplifiers/DAC-ADC/multipliers-dividers analog functions/medular power supplies active filters/data conversion products amplifiers/DAC-ADC/multipliers-dividers analoo functions/modular nower sunokias


## SPECIFICATIONS

Typical at $25^{\circ} \mathrm{C}$ with rated supply and a 1000 pF internal capacitor unless otherwise noted.

## ELECTRICAL

| MODELS | SHC85 | SHC85ET | UNITS |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| ANALOG INPUT <br> Voltage Range Maximum Safe Input Signal Resistance Bias Current | $\begin{aligned} & \pm 10 \\ & \pm 15 \\ & 10 \\ & 50 \end{aligned}$ | $\begin{aligned} & \pm 10 \\ & \pm 15 \\ & 10^{8} \\ & 50 \end{aligned}$ | $\begin{aligned} & V \\ & V \\ & \Omega \\ & n A \end{aligned}$ |
| DIGITAL INPUT (TTL Compatibie) <br> Mode Control <br> "Sample" - Logic " 1 " <br> "Hold" - Logic " 0 " | Voltage Current <br> $+2.0 \mathrm{~V}<\mathrm{e}<+8 \mathrm{~V}$ 50 nA <br> $0 \mathrm{~V}<\mathrm{e}<+0.8 \mathrm{~V}$ $-50 \mu \mathrm{~A}$ |  |  |
| TRANSFER CHARACTERISTICS |  |  | - |
| ACCURACY $\left(25^{\circ} \mathrm{C}\right)$ <br> Dynamic Nonlinearity (max) <br> @ min. "Hold" Time <br> Gain <br> Gain Error <br> Throughput Offset (max)(adj to zero) <br> Droop Rate (max) <br> Droop Rate (typical) <br> Throughput Nonlinearity <br> Noise (rms) ( 10 Hz to 100 kHz ) <br> Supply Rejection ( 0 to 50 kHz ) | $\begin{aligned} & \pm 0.01 \\ & 1000 \\ & +1.0 \\ & \pm 0.01 \\ & 2 \\ & 0.5 \\ & 0.125 \\ & \pm 0.005 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & \pm 0.01 \\ & 1000 \\ & +1.0 \\ & \pm 0.01 \\ & 2 \\ & 0.5 \\ & 0.125 \\ & \pm 0.005 \\ & 100 \\ & 100 \end{aligned}$ | $\%$ of 20 V $\mu \mathrm{s}$ V/V <br> $\%$ of 20 V <br> mV <br> $\mathrm{mV} / \mathrm{ms}$ <br> $\mathrm{mV} / \mathrm{ms}$ <br> \% of 20 V <br> $\mu \mathrm{V}$ <br> $\mu \mathrm{V} / \mathrm{V}$ |
| ACCURACY DRIFT <br> Gain Drift <br> Offset Drift <br> Droop Rate ${ }^{(1)}$ <br> @ $70^{\circ} \mathrm{C}$ (max) <br> $@+125^{\circ} \mathrm{C}$ (max) | $\pm 2$ $\pm 25$ 10 | $\pm 2$ <br> $\pm 25$ <br> 10 <br> 200 | ppin of <br> $20 \mathrm{~V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{mV} / \mathrm{ms}$ <br> $\mathrm{mV} / \mathrm{ms}$ |
| DYNAMIC CHARACTERISTICS <br> Bandwidth (Full Power) ${ }^{(2)}$ <br> Output Slew Rate <br> Aperture Time <br> Acquisition Time (to $\pm 0.01 \%$ ) <br> 10 V Step (max) <br> 20 V Step (max) <br> Feedthrough in Hold Mode <br> Charge Offset (max) @ OV Input <br> Sample-to-Hold Transient <br> Peak Amplitude <br> Settling to 1 mV | $\begin{aligned} & 200 \\ & 20 \\ & 30 \\ & \\ & 4.5 \\ & 5.0 \\ & \pm 0.005 \\ & \pm 2 \\ & \\ & 50 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 200 \\ & 20 \\ & 30 \\ & \\ & 4.5 \\ & 5.0 \\ & \pm 0.005 \\ & \pm 2 \\ & \\ & 50 \\ & 0.5 \end{aligned}$ | kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> \% of step change mV <br> mV <br> $\mu \mathrm{s}$ |




Prices and specifications subject to change without notice.
(1) Doubles every $10^{\circ} \mathrm{C}$ over temperature.
(2) Small signal bandwidth is 3 MHz .

## DEFINITION OF SPECIFICATIONS

## DYNAMIC NONLINEARITY

This is the total nonadjustable input to output error. This specification includes throughput nonlinearity and errors due to droop, thermal transients and feedthrough, in short, all errors that cannot be adjusted to zero for a 10 volt input change after a $5 \mu$ second acquisition time and a one millisecond hold time. Offset errors must be adjusted to zero by the offset control and gain errors must be adjusted to zero by a gain adjustment elsewhere in the system (gain adjust not included in SHC85).

## GAIN ACCURACY

The difference due to amplifier gain errors between INPUT and OUTPUT voltage when in the "sample" mode.

## DROOP RATE

The voltage decay at the output when in the "hold" mode due to storage capacitor, FET switch leakage currents, and output amplifier bias current.

## FEEDTHROUGH

The amount of the input voltage change that appears at the output when the amplifier is in the "hold" mode.

## THROUGHPUT - NONLINEARITY

The total charge offset and gain nonlinearity. That is, the inaccuracy due to these two errors that cannot be corrected by gain and offset adjustments. Throughput - nonlinearity is specified over the 20 volt input range.

## THROUGHPUT OFFSET

The sum of sample offset and charge offset.

## CHARGE OFFSET

The offset that results from charge transferred from the holding capacitor to the gate capacitance of the switching FET. This charge is partially restored by a special compensation circuit when the unit goes into the "hold" mode.

## ACQUISITION TIME

The time required for the output to settle to its final value within a given error band, when the Mode control is switched from "hold" to "sample". See Figure 2.

## APERTURE TIME

The time required to switch from "sample" to "hold". The time is measured from the $50 \%$ point of the mode control transition to the time at which the output stops tracking the input.


Figure 1. Definition of Specifications.


Figure 2. Acquisition Time vs. Full Scale Range Error.

## OPERATING INSTRUCTIONS

## OPTIONAL EXTERNAL CAPACITOR SELECTION

The value of the external capacitor determines the droop, charge offset and acquisition time of the sample/hold. Both droop and charge offset will vary linearly with capacitance from the values given in the specification table.

Fig. 3 shows the behavior of acquisition time with added external capacitance. The behavior of droop with external C is determined by:

$$
\text { Droop }=\frac{\mathrm{dv}}{\mathrm{dt}}=\frac{0.5 \times 10^{-9}}{1000 \mathrm{pF}+\mathrm{C}_{\mathrm{ext}}}
$$

Capacitors with high insulation resistance and low dielectric absorption, such as teflon or polystyrene should be used as storage elements (polystyrene should not be used above $+85^{\circ} \mathrm{C}$ ). Care should be taken in the printed circuit layout to minimize leakage currents from the capacitor; this will minimize droop errors.

## OFFSET ADJUSTMENT

Connect a 2 k to 5 k ohm multi-turn potentiometer with a TCR of $150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less as shown in the Connection

Diagram. The offset should be adjusted with the input grounded. During the adjustment, the sample/hold should be switching continuously between the "sample" and the "hold" mode. The error should then be adjusted to zero where the unit is in the "hold" mode. In this way, charge offset as well as amplifier offset will be adjusted.


Figure 3. Acquisition Time vs. External Capacitor.

## APPLICATIONS

## DATA ACQUISITION SYSTEM

The SHC85 makes an excellent device for reducing aperture time in a data acquisition system. When combined with Burr-Brown's 16 channel MPC-16S Analog Multiplexer and ADC85 10 or 12 bit A/D Converter, you can have a compact 16 channel data acquisition system with 50 kHz to 65 kHz throughput sampling rates and 0.02 percent (RSS) system accuracy.


## SIMULTANEOUS SAMPLE/HOLD

Time correlation of sampled data signals may be implemented by using one sample/hold for each analog signal prior to input to an analog multiplexer. The SHC85 low aperture time of 30 nanoseconds practically eliminates channel-tochannel time slew. The throughput sampling rate and the number of data channels will determine the maximum HOLD time and hence, the worst case droop error of the sample/hold in the last channel to be sampled prior to the next "refresh" or sample/hold command. This droop error may be minimized by adding external capacitance to the SHC85 as shown in Figure 3, page 3.
The droop error is computed by:

## MAX DROOP ERROR (CHANNEL N)=(T $\times \mathrm{n}$ )(Droop rate)

Where $\mathrm{T}=\frac{1}{\text { System Sampling Rate }}$ and

$$
\mathrm{n}=\text { number of multiplexer data channels }
$$

## EXAMPLE:

For a 10 bit, 32 channel system with throughput sample rate of 50 kHz , assuming no external capacitance, the droop error of channel N is:
Droop Error $\left(E_{D}\right)=\left(\frac{1}{50 \mathrm{~K}} \times 32\right)\left(500 \times 10^{-3}\right)=320 \mu \mathrm{~V}$
For $\pm 10$ volt input signal range and 10 bit resolution, the resolution of $\pm 1 / 2 \mathrm{LSB}$ is $\pm 9.77 \mathrm{mV}$. This droop error is less than 0.016 LSB (negligible), and no external $C$ need be added to reduce the droop of the SHC85.

## UNITED STATES REPRESENTATIVES

ICANADA ANO ISRAEL)


 OREGON - Portiand, (503) 238 -0001 PENNSYLVANIA - Pittsburgh, (412) 244.1640 - Philadelphia (See Camden, N.J) TEXAS - Dallas, (214) $350-6771$ - Houston, 17131 774-2568 UTAH - Salt Lake City, Zenith 6730 troll freel VIRGINIA - (See Marvland) WASHINGTON - Seattle. (206) 763.2210 WASHINGTON. D.C. - (See Marvland)
 ISRAEL - Tei Aviv. Pnone: 443126
DIRECT SALES OFFICES: LLLINOIS - INDIANA - IOWA - WISCONSIM, Phome: Chicage (312) $832-6520$ - CALIFORMIA, Santa Ana (714) 835-0112 or (213) 941-7000-San Jose (408) 984-7700

## INTERNATIONAL REPRESENTATIVES

ARGENTINA - Buenos Aices. Phone 455821 AUSTRALIA - Burwood, Victorid, Phone 10312881100 -Adelade. 232420 - Sydrev, 318243 AUSTRIA - Vienna, Phone: $5782308 E L G I U M$ - Brussels, Phone: 1021499900 COL OMBFA - Bogota. Phone: 457806 DENMARK - Glostrup. Phone: 1011968844 ECUADOR - Guayacuil. Phone 301419 ENGLAND - Wartord. Phone 33837 FINLAND - Helsinki. Phone: 13360 FRANCE - Le Chesnay.
 Phone 686072 SOUTH AF RICA - Johannesturg, Phone. 724.8274 SPAIN - Madrid, Phone 4572800 SWEDEN - SIochholm. Phone 380 370 SWITZERLAND - ZUICh, Phone: OI/2S/78 72 TURKEY - Istanbul, Phone: 494040 DIRECT SALES OFFICES: ENGLAND - Loadon, 33837 - FRANCE - Paris, 954.3558

1702A

## 2K (256 x 8) UV ERASABLE PROM

| $1702 A-2$ | 0.65 us Max. |
| :--- | :---: |
| $1702 A$ | 1.0 us Max. |
| $1702 A-6$ | 1.5 us Max. |

- Fast Access Time: Max. 650 ns (1702A-2)
- Fast Programming: 2 Minutes for all 2048 Bits
- All 2048 Bits Guaranteed* Programmable: 100\% Factory Tested
The 1702 A is a 256 word by 8 -bit electrically programmable ROM ideally suited for uses where fast turnarsund and pattern experimentation are important. The 1702A undergoes complete programming and functional testing prior to shipment, thus insuring $100 \%$ programmability.
Initially all 2048 bits of the 1702A are in the " 0 " state (output low). Information is introduced by selectively programming " 1 "s (output high) in the proper bit location. The 1702A is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the 1702A to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.
The circuitry of the 1702A is completely static. No clocks are required. Access times from 650 ns to $1.5 \mu \mathrm{~s}$ are available. A 1702AL family is available (see 1702AL data sheets for specifications) for those systems requiring lower power dissipation than the 1702A.
A pin-for-pin metal mask programmed ROM, the Intel 1302, is also available for large volume production runs of systems initially using the 1702A.
The 1702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.
- Intel's liability shall be limited to replacing any unit which fails to program as desired.



## PIN CONNECTIONS

The external lead connections to the 1702A differ, depending on whether the device is being programmed or used in read mode (see following table\}. In the programming mode, the data inputs 1.8 are pins $4-11$ respectively. The programming voltages and timing are shown in the ROM and PROM Programming instructions section, page 355.


Absolute Maximum Ratings*


## -COMmENT

Stresses atrove those listed under "Absolute Niaximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for ex. tended periods may affect device reliability.
D.C. and Operating Characteristics $T_{A}=0^{\circ} \mathrm{C} 5070^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{CC}}=+5 \mathrm{~V}: 5 \%, v_{D O}=-9 \mathrm{~V} \pm 5 \%, v_{G G}=-9 \mathrm{~V}=5 \%$.

READ OPERATION unless otherwise noted.

| Symbol | Test | 1702A. 1702A.6 Limits |  |  | 17024-2 Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [1] | Max. | Min. | Typ.[1] | Max. |  |  |
| $I_{L I}$ | Address and Chip Select Input Load Current |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0.0 \mathrm{~V}$ |
| 1 Lo | Output Leakage Current |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ | $V_{\text {OUT }}=0.0 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{1 \mathrm{~Hz}}$ |
| PDDi $^{11]}$ | Power Supply Current |  | 35 | 50 |  | 40 | 60 | mA | $\begin{aligned} & \widetilde{C S}=V_{I H 2}, I_{O L}=0.0 \mathrm{~mA}, \\ & T_{A}=25^{\circ} \mathrm{C}, \text { Continuous } \end{aligned}$ |
| IDD2 | Power Supply Current |  | 32 | 46 |  | 37 | 55 | mA | $\begin{aligned} & \overline{C S}=0.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Continuous } \end{aligned}$ |
| IDO3 | Power Supply Current |  | 38 | 60 |  | 43 | 65 | mA | $\begin{aligned} & \overline{C \bar{S}}=V_{1 H 2}, I_{O L}=0.0 \mathrm{~mA} . \\ & T_{A}=0^{\circ} \mathrm{C}, \text { Continuous } \end{aligned}$ |
| 'cFi | Output Clamp Current |  | 8 | 14 |  | 7 | 13 | mA | $\begin{aligned} & V_{\text {OUT }}=-1.0 \mathrm{~V} . \\ & T_{A}=0^{\circ} \mathrm{C} . \text { Continuous } \end{aligned}$ |
| ICF2 | Output Clamp Current |  | 7 | 13 |  | 6 | 12 | mA | $\begin{aligned} & V_{\text {OUT }}=-1.0 \mathrm{~V} \text {. } \\ & T_{A}=25^{\circ} \mathrm{C} \text {. Continuous } \end{aligned}$ |
| IGG | Gate Supply Current |  |  | 1 |  |  | 1 | $\mu \mathrm{A}$ |  |
| $V_{\text {ILI }}$ | Input Low Voltage for TTL Interface | -1 |  | 0.65 | -1 |  | 0.65 | $V$ |  |
| V142 | Input Low Voltage for MOS Interface | V ${ }_{\text {DD }}$ |  | $V_{C c}{ }^{-6}$ | $V_{\text {OD }}$ |  | $V_{c c}{ }^{-6}$ | V |  |
| $\mathrm{V}_{\mathrm{IH1}}$ | Addr. Input High Voltage | $V_{C C}{ }^{-2}$ |  | $V_{\text {cc }}+0.3$ | $V_{\text {cc- }} 2$ |  | $V_{c c}+0.3$ | $V$ |  |
| $\mathrm{V}_{\mathrm{IH} 2}$ | Chip Sel. Input High Volt. | $\mathrm{VCC}^{-2}$ |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | $\mathrm{V}_{\text {cc }}$-1.5 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| ${ }^{1} \mathrm{OL}$ | Output Sink Current | 1.6 | 4 |  | 1.6 | 4 |  | mA | $V_{\text {OuT }}=0.45 \mathrm{~V}$ |
| $\mathrm{IOH}^{\text {r }}$ | Output Source Current | -2.0 |  |  | -2.0 |  |  | mA | $\mathrm{V}_{\text {Out }}=0.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | -3 | 0.45 |  | -3 | 0.45 | $V$ | $I_{O L}=1.6 \mathrm{~mA}$ |
| VOH | Output High Voltage | 3.5 | 4.5 |  | 3.5 | 4.5 |  | V | $\mathrm{lOH}=-200 \mu \mathrm{~A}$ |

Note 1: Typical values are at nominal voitages and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
A.C. Characteristics
$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, V_{C C}=+5 V \pm 5 \%, V_{D O}=-9 V \pm 5 \%, V_{G G}=-9 V \pm 5 \%$ unless otherwise noted

| Symbol | Test | 1702A <br> Limits | $\begin{aligned} & 1702 A-2 \\ & \text { Limits } \end{aligned}$ | $\begin{aligned} & \text { 1702A-6 } \\ & \text { Limits } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. | Min. Max. | Min. Max. |  |
| Frea. | Repetition Rate | 1 | 1.6 | 0.66 | MHz |
| $\mathrm{O}_{\mathrm{OH}}$ | Previous Read Data Valid | 0.1 | 0.1 | 0.1 | $\mu \mathrm{s}$ |
| ${ }_{\text {t }}{ }^{\text {c }}$ | Address to Output Delay | 1 | 0.65 | 1.5 | $\mu_{s}$ |
| $t_{\text {cs }}$ | Chip Select Delay | 0.1 | 0.3 | 0.6 | $\mu 5$ |
| ${ }^{\text {t }} \mathbf{C O}$ | Output Delay From $\overline{\mathrm{CS}}$ | 0.9 | 0.35 | 0.9 | $\mu s$ |
| too | Output Deselect | 0.3 | 0.3 | 0.3 | $\mu_{5}$ |

Capacitance ${ }^{\circ} T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | TEST | TYPICAL | MAXIMUM | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $C_{\text {IN }}$ | Input Capacitance | 8 | 15 | pF | $\begin{aligned} & V_{I N}=V_{C C} \\ & \overline{C S}=V_{C C} \end{aligned} \quad \begin{aligned} & \text { All } \\ & \text { unused pins } \end{aligned}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 10 | 15 | pF | $\left.\begin{array}{l} V_{\mathrm{OUT}}=V_{\mathrm{CC}} \\ V_{\mathrm{GG}}=V_{\mathrm{CC}} \end{array}\right\} \begin{aligned} & \text { are at A.C. } \\ & \text { ground } \end{aligned}$ |

-This parameter is periodically sampled and is not 100\% rested.

## Switching Characteristics

Conditions of Test:
Input pulse amplitudes: 0 to $4 \mathrm{~V}: \mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \leq 50 \mathrm{~ns}$ Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{P D} \leqslant 15 \mathrm{~ns}$ ), $C_{L}=15 \mathrm{pF}$
A) READ OPERATION

B) DESELECTION OF DATA OUTPUT IN OR-TIE OPERATION


## Typical Characteristics



