VLA Technical Report No. 32

VLA ELECTRONICS SYSTEM MANUAL FOR THE VARIABLE PHASE SAMPLER TYPE DL R. Mauzy and R. Escoffier February 1978

TABLE OF CONTENTS

1.	RELA	TED MATERIAL
	1.1	Drawing List
	1.2	Specifications
	1.3	Memoranda
	1.4	Component Omissions
	1.5	Test Adapters
2.	OVER	ALL DESCRIPTION
	2.1	Input-Output Connections
	2.2	Power Supply Requirements
	2.3	Control Word Input (P1-4)
3.	CIRC	UIT DESCRIPTION
4.	TEST	AND ADJUSTMENT PROCEDURE
	4.1	Leveler
	4.2	Quadrature Network Amplifiers
	4.3	Quadrature Network Components
	4.4	Variable Phase Shifter
	4.5	Pulse Generator
	4.6	Samplers
	4.7	Minimum Detectable Signal
	4.8	Digital Retiming
	4.9	Threshold Level Adjustment
5.	AUTO	MATIC SAMPLER TEST FIXTURE
	5.1	Fixture Description
	5.2	Meter Section Switch Functions
	5.3	Test Procedure
6.	REFE	RENCE MATERIAL
7.	BILL	OF MATERIAL

LIST OF FIGURES

- FIGURE 1 VARIABLE PHASE SAMPLER
- FIGURE 2 SCHEMATIC OF VARIABLE PHASE SAMPLER
- FIGURE 3 SAMPLING PULSE WAVEFORMS
- FIGURE 4 GATE LEAKAGE

1. RELATED MATERIAL

1.1 Drawing List:

Schematic D13500S2 List of Material A13800Z9 Mechanical Assembly A13800Z8 Wire and Cable List A13500W11 Assembly Information for B13500M68 C13500S6

1.2 Specifications:

1.3 Memoranda:

Variable Phase Sampler	VLA Electronics Memo No. 132
Tolerances in the Two-Bit Sampler	VLA Electronics Memo No. 112
Phase Quadrature Requirements	VLA Electronics Memo No. 114
Test Report	Memo Dated 4-15-75

1.4 Component Omissions

The following components must be disconnected during module test and may, therefore, be omitted during intial assembly: Quadrature network - C23, C24, C25, C33, L1, L2, L3, L4, R45, R46, R52, and R53.

Subminiature cables - 4 cables from J5 and J6 to BR1 through BR4.

1.5 Test Adapters

- 1.5.1* A toggle switch adapter to provide manual control in place of U23 or a serial data generator and clock to generate commands into U23. Used in the Variable Phase Shifter tests.
- 1.5.2 A modified MC10231 to provide self-toggling. Pins 3 and 7 connected together and through a 470 ohm resistor to pin 8. Used in the Digital Retiming tests.
- 1.5.3* Output loads. The output signals on P1-5, 6, 38 and 39 are ECL levels requiring biased loads and a convenient connection for scope monitoring.
- 1.5.4* Heat sinks were required in lieu of forced air cooling on the MC 1650 comparators IC's. Failure rates were high on the first lot but a recent lot of chips (from Korea) have less dissipation and better reliability.
- 1.5.5 Four 50 ohm coax test cables with BNC connectors on one end. Two cables should have exposed conductors on one end and the other cables should have a 51 ohm resistor between the exposed conductors. Type RG 188/U cable preferred. Used for Quadrature Network Amplifier and Variable Phase shifter checks.
- 1.5.6* A divide-by-two circuit fed from the 100 MHz clock and providing a variable output of 5 to 50 mV. Required for Minimum Detectable Signal tests.
- 1.5.7* An adjustable reference voltage source that replaces U5 to provide a vernier controlled voltage of about -80 to +80 mV into pins 1, 7, 8 and 14. Required for Sampler and Minimum Detectable Signal checks.
- 1.5.8* An ECL AND -gate to accept a 100 MHz clock and an output from the unit under test. The gate output must drive a 50 MHz counter. This adapter is required for the Threshold. Level Adjustment.
- 1.5.9* All items marked with * are not needed if the sampler test fixture is used.

* See step 1.5.9

2. OVERALL DESCRIPTION

The Variable Phase Sampler receives on IF band of 1 to 50 MHz or less from an IF Amplifier module, generates two signals having a 90[°] phase difference, detects the polarity of both signals with respect to a positive and negative reference voltage at the time of sampling and transmits this information in the form of logic levels to the digital delay system. The sampling pulse is adjustable in 16 time increments over a 10 ns clock period on command from the system controller. The sampled levels are retimed in the digital section to remove the timing variations. Figure 1. shows a block diagram.

The nominal IF input level to Jl is 1.5 V rms, and from this level an ALC signal is generated for controlling an attenuator located in the IF Amplifier module. A dc level of 5 V nominal is also fed to the output plug for monitoring the IF level. Trim pots are provided for setting both levels. The IF input also feeds amplifiers driving a quadrature network to generate sine and cosine components. Each component is sampled by two diode switches driven by the gating pulse. The sampled levels enter A-to-D comparators where comparisons are made with a plus or minus reference level. The ECL outputs are determined by the polarity of the sampled signal with respect to the reference. The dc reference levels are set by trim pots to produce threshold voltages at 61% of the rms noise voltage.

The 100 MHz sine wave clock input to J2 should be between +5 and +15 dBm into 50 ohms. This clock feeds the output logic directly and is also phase shifted to provide a variable phase sampling pulse. The phase shift input data is in TTL serial form and is clocked in at a 2.5 MHz rate. Logic zero commands produce maximum delay of the sampling pulse so that increasing logic numbers are equivalent to increasing signal delay. The LSB is fed back to the Controller for verification.

The digital portion of the unit performs the functions of retiming the variable timed logic signals from the comparators, allows interchanging of the positive and negative threshold data for both sine and cosine signals, and permits disabling both positive and/or negative threshold data for system tests. The polarity data is interchanged in synchronism with phase switching at the antennas to reduce modem and sampler errors. The four ECL logic level outputs, one for each reference level discriminator, drive 50 ohm lines to the delay and multiplier system. Pull-down loads must be

provided externally. A delay monitor circuit produces a dc level proportional to the time between delayed and non-delayed clocks. This output to P1 permits a check of the unit's response to phase shift commands.

2.1 Input-Output Connections

J1 - IF Input J2 - 100 MHz Clock Input P1-1 Gnd 2 LSB out 3 Serial clock in 4 Serial delay data in 5 Sin - out 6 Sin + out 8 Leveler out 9 Gnd 10 +5 V 11 -5.2 V 14 Level monitor out 15 Gnd 19 -12 V 29 +28 V 34 Gnd 36 Delay monitor out

- 37 Gnd
- 38 Cos out
- 39 Cos + out

2,2 Power Supply Requirements

V	+28	+5	-5.2	-12	volts
I	580	150	1400	50	mA

2.3 Control Word Input (P1-4)

1	22 <u>.</u> 5 ⁰	LSB
2	45 ⁰	
3	90 ⁰	
4	180 ⁰	MSB
5	-Disab	le
6	+ Disa	ble
7	Invert	



3. CIRCUIT DESCRIPTION

An IF input signal of 1.5 V rms feeds a leveling detector and inverting transformer. Refer to the schematic. The detector (CRI) develops 1 V dc into two op amps. One amplifier (U2A) generates a 5 V output for level monitoring. The second amplifier (U2B) is an integrator to produce a gain control voltage fed back to a buffer and attenuator in the IF Amplifier module. The IF level is set by adjusting R19, the reference input to U2B. R47 is then set for a 5 V monitor level.

Input transformer T1 has a floating secondary winding so that the two amplifier input impedances determine the relative amplitude and phase. The resulting voltages are 2:1 in amplitude ratio and 180° in phase. This is the requirement for the quadrature network drive following the amplifiers. The amplifiers are Darlington circuits with complementary output drivers. Flatness, stability, phase match, low distortion and low output impedance are important in these applications. These circuits provide less than 5 ohms output impedance up to 50 MHz. The in-band flatness is within a few tenths of a dB, rising to about 2 dB near 150 MHz. Harmonic components are at least 46 dB down at 1.5 V rms at 50 MHz. Distortion tends to increase with frequency and amplitude due to slew rate restrictions in the interstage circuit. The quadrature network (L1 to L4 and associated components) develops two signals having 90° relative phase with a theoretical error of less than 0.2° from 0.95 to 55 MHz. In practice the errors can normally be adjusted to less than 0.4° between 1 and 50 MHz. Most of the components were set near the theoretical values before mounting. The error curve was measured using a modified HP 8405 vector voltmeter. See VLA Electronics Memorandum No. 132 for more details. The amplifiers following the network are similar to the previously described circuits. These require high input impedance and must drive two 50 ohm cables each.

A 100 MHz, +5.5 dBm sine wave clock input to J2 drives a squaring buffer, U13, in the digital section and the phase switching circuits following T2. A 50 ohm plug-in phase network is used for clock timing adjustment. A serial-to-parallel converter, U23, receives delay data and a 2.5 MHz clock from the System Controller. The data controls the phase shift, interchanges the digital outputs from the positive and negative samplers and permits disabling both positive and both negative samplers for tests. Following U23 is U1, a Norton input quad op amp used as a switch driver.

Low or "O" TTL inputs to U23 produce low inputs to U1 to generate +4 V drive to the diode switch circuitry, turning on the inductor side of the networks. Increasing serial numbers produce a phase advance in the clock, equivalent to a delay of the signal. The 180° step is obtained from transformer T2. The remaining shifts are developed in parallel RL-RC circuits which have the advantages of constant resistive loading on the driving circuit and equal output levels. These networks should be accurate to less than 4° and 0.6 dB per section and have less than 10° and 1.1 dB error between the worst case combinations of phase settings.

The phase shift circuit drives a power amplifier to develop 0.5 W (5 V) into 50 ohms. A small amount of power is tapped off through a matching network and 75 ohm circuit to become the delayed clock. The plug-in phase network allows timing adjustment of the clock to the first flip-flops following the comparators with respect to the gate pulse.

The primary output of the power amplifier drives a matching network and two step recovery diodes, Cr 29 and 30. These diodes with appropriate biases convert the 100 MHz sine wave into a 1.8 ns, 9.6 V positive pulse loaded by two 95 ohm cables. Both pulse amplitude and width are controlled by the bias voltages. The voltages are set with R94 and R155 and regulated by the associated op amp circuits. Typical voltages are +10 V on CR 29 and -1.9 V on CR 30. The 95 ohm cables are of equal length to preserve timing accuracy. They terminate in the bridge switch circuits where each one is divided and fed through isolating transformers to provide a balanced drive to the diode bridges.

The sampling circuits consist of a diode bridge switch and MC 1650 high speed comparator. The cos + circuit will be used in the following references as an example of operation for all four parallel signal paths. The bridge (BR1) is turned on for about 1.8 ns by the gate pulse from the pulse generator. The gating is via a balancing transformer (T3) that supplies an isolated current pulse through the diodes. During conduction a charge accumulates on the .022 uf capacitors (C56 and 57) at the transformer input. After the pulse ends this charge flows through the self-bias circuit (R95, CR11, R96, R106, etc.) paralleling the bridge. The resulting voltage reverse biases the bridge by about \pm 3.6 V to prevent diode conduction at peak signal level. A part of this voltage (approximately 3 V) is fed through the summing op amp U4A for monitoring at a front panel test point.

This allows a check on bias and indirectly on the gating pulse without disturbing operation. Some signal leakage through the bridge is possible due to diode capacitance. This problem is reduced by bypassing the center diode junctions via R95, R105, CR11, CR12, C64 and C70.

The gated signal out of the bridge feeds the MC 1650 comparator (U6A) where it is compared with a positive dc reference voltage set near 61% of the rms signal level. The reference level is set by R124 and regulated by op amp U5A. A recovery circuit (CR19, 20 and R164) on the signal line returns the voltage during gate off time to a level near threshold. This reduces errors due to a level far from threshold at one gate time influencing a small level on the other side of threshold at the next gate time; that is, the memory or hysteresis tendency is reduced. Large excursions toward signal peaks during gate time are limited by the switching current. The sampling pulse does not cancel out completely in the bridge due to a transformer characteristic. The result is a small 100 to 150 mV peak 1 ns wide leakage pulse into the comparator. This leakage is used to an advantage by setting the timing of the delayed clock to U8 to coincide with the appearance of the pulse or its effects at the comparator output. The MC 1650 has 15 mV of dc hysteresis at its input which limits the threshold detection accuracy. This error can be largely overcome by introducing a controlled amount of gate leakage.

The comparators detect signal polarity with respect to the threshold level at gate time. The gate, having been generated from the variable phase shifted clock, is out of step with the clock input at J2. To retime the digital signal the comparator output is first captured by delayed clock which is time fixed with respect to the gate pulse. The 75 ohm plug-in phase shift network sets this timing for the most sensitive capture by the U8A flip-flop. This occurs when the gate leakage residue arrives from the comparator. The following flip-flops, U8B and U14, are clocked by the reference clock. When the serial delay data into U23 is in the 0000 to 0111 range the signal path is selected through U8B and U14B by U18A. For delays of 1000 through 1111 the path is through U14A. Path selection is made by the MSB data through U23 and U22A.

The positive and negative sampler data can be interchanged by U18. The command for this function also comes into the unit as part of the serial

data, out of U23-4 and is converted to ECL by U22B. This function permits phase switching at the antenna and in this circuit to reduce spurious IF and sampler offset errors.



4. TEST AND ADJUSTMENT PROCEDURE *

4.1 Leveler

Apply a 1.5 V rms (+16.5 dBm) noise signal of 1 to 50 MHz bandwidth to J1. Adjust IF level control, R19, until the output of U2B (P1-8) comes out of saturation. The amplifier will remain unsaturated only a short time because of the very high gain and absence of feedback. Set R47 for 5 V out U2A (P1-14).

4.2 Quadrature Network Amplifiers

Attach temporary test cables to the driving amplifier outputs at C15 and C18. Feed a sweep generator into J1. The level out of the 75 ohm amplifier will be -3.5 dB and out of the 150 ohm amplifier +2.5 dB. Observe and record the shape of these gain curves out to about 200 MHz. The shapes should be within \pm 0.2 dB from 1 to 50 MHz and \pm 0.4 dB to 100 MHz.

Attach terminated cables to the inputs of the output amplifiers at C37 and C39. The output levels at J5 and J6 should show 0 dB gain in the 1 to 50 MHz range and have similar shapes. The responses should meet the same requirements for match as the input amplifiers.

(If a rapid automated procedure is developed for adjusting the quadrature network, it may be reasonable to omit the amplifier checks except in those cases where the network cannot be adjusted to the required accuracy.)

4.3 Quadrature Network Components

On the first units built network components were set to calculated values derived from the theoretical values with corrections for inductor shunt capacitance and p.c. land capacitance. When installed and measured the components required some changes to shift the phase curve and reduce ripple. The method used for checking phase was not considered satisfactory for future testing because of the time involved though accuracy was good. A vector voltmeter was connected to J5 and J6 for the measurements. More information is available in VLA Electronics Memorandum No. 132. Even with an automated measurement procedure it is believed to be very desirable, possibly necessary to measure, adjust, and/or select components to match standards before installation.

* See section 5 for description and use of the automatic test fixture.

An important, unsolved problem concerning phase accuracy is the error introduced by the sampling circuits. Errors introduced there degrade the performance of the network considerably. An automated measurement system making use of the digital outputs should give a better indication of overall performance but may lead to misadjustment and condemnation of the network for errors introduced elsewhere.

The network components should now be mounted and the 12-inch 50 ohm subminiature cables installed.

4.4 Variable Phase Shifter

Install a jumper plug-in (0° phase shift) in the 50 ohm phase shift network socket. Disconnect one end of C63 and connect a coax test cable to Q15 collector. Provide a 100 MHz sine wave +5.5 dBm clock into J2. The clock should come through a vector voltmeter (VVM) reference tee probe (A) and a fixed attenuator of at leat 10 dB (attenuator between probe and J2 to reduce reflections). Install a manual switch adapter in place of U23 or provide for external control of commands into U23. Connect the coax test cable to the terminated test probe (B) of the VVM. Insert and remove each phase step, verify that logic "1" inputs produce a phase advance, and record the phase and amplitude errors including polarity. The errors for any one step should not exceed 4° and 0.6 dB. The worst case combinations of settings should produce error differences of less than 10° and 1.1 dB. The average output level should be between -8 and -9 dBm. Remove the test cable and connect C63. 4.5 Pulse Generator

Apply power and adjust R155 for 10 V at the junction of R140 and R141. Set R94 for -1.9 V at the junction of R170 and R171. Apply the 100 MHz clock to J2. Using a sampling scope with a 500 or 5 K ohm probe held at the junction of the two 95 ohm cables observe the sampling pulse. It should be about 9.6 V in amplitude and 1.8 ns wide. Change R94 and R155 to change width and amplitude. See Figure 3.

4.6 Samplers

The following tests will refer to the cos +circuit but apply to all samplers:

4.6.1 Remove U5 and insert a test fixture to supply an adjustable reference voltage of about +80 to -80 mV to pins 1, 7, 8 and 14. The pins can be connected and fed simultaneously. With the sampling pulse

present measure the self-bias voltages at R96 and R106. They should be positive and negative, respectively, and between 2.7 and 3.3 V. Check that the voltage at TP1 is their absolute sum within 7%.

4.6.2 Remove U8. Using a sampling scope with a probe of 500 ohms or more, check the output of U6 pin 2 while varying the reference voltage from the test fixture. The level may change state smoothly or with some snapping action. If the output changes state suddenly, the control voltages required to produce the positive and negative transitions should not differ by more than 10 mV. When near the threshold region a positive pulse due to gate leakage should appear at U6-2 (negative at U6-14). See Figure 4. Set the reference voltage so that the peak of this pulse is about 1/3 the transition amplitude. Replace U8 and select a 75 ohm phase shift network that places the positive transition of delayed clock at U8-6 about 2 ns following the peak of the gate leakage previously observed. (The scope must be externally triggered from the clock for these tests.)

Note: During recent tests on a very similar circuit operating at 70 MHz clock rate but having the same sampling pulse amplitude, width and same gate leakage into the comparator the output pulse was less dominant. When the leakage peak was adjusted to 1/3 the transition voltage the trailing part of the pulse frequently did not return all the way to the original state. With the reference moved to increase the pulse peak to 1/2 the transition, the level would part-time continue on to the high state rather than trail off toward the low state. No snap action or hysteresis was present in any of the 20 comparators. Clock time was set about 2 ns ahead of the leading edge of the pulse and minimum detectable signal was somewhat lower. Less dissipation was noticed in the comparator chips, so it is believed that the MC 1650's have been changed.

4.7 <u>Minimum Detectable Signal</u>

Apply a 50 MHz signal to J1 that is locked to the 100 MHz clock. Set the level for about 20 mV rms. Set the variable phase shifter delay so that the gate pulse leakage at R231 is centered on the peaks of the input signal also observed at that point. Do not confuse leakage

with delayed leakage from BR2 which is 2.8 ns later. While monitoring U8-2 reduce the signal input level until capture is occurring about half the time. (The test adapter reference voltage may be changed to improve sensitivity.) The signal input level shall be less than 15 mV.

4.8 Digital Retiming

Replace U8 with a toggling chip (an MC 10231 with a jumper between pins 3 and 7 and 470 ohms from 3 to 8). Provide enable signals through U23-5 and 6. With the 180° bit in the "0" position select a 50 ohm phase shift network that provides more than 2 ns setup time and more than 1 ns hold time at U8-10 with respect to U8-11 over the delay control range of 0000 to 0111. Also check that for the delay range from 1000 to 1111 the same limits are met for the signal at U14-7 with respect to U14-9. With a pull-down load provided on the logic output, P1-39, a toggling signal should be present at P1-39 for both states of the 180° command. With the invert command initiated at U23 the output should cease toggling. Moving the toggle IC from position U8 to U9 should again provide an output signal. Generate a positive disable command through U23 and see that the output signal is not present. Using the toggling IC, repeat the 180°, invert and disable checks on the remaining channels.

4.9 Threshold Level Adjustment

Replace the test fixture in U5 with the proper IC. Provide a 1.5 V rms 1 to 50 MHz noise spectrum into J1 (the level at which the output of Level Control Amplifier U2B is not saturated momentarily in an open loop condition). Provide an and-gate test fixture with two inputs, one being the 100 MHz clock and the other a logic signal output from P1-39. Adjust the timing by cable length change on one of the inputs so that the minimum width output pulses have maximum width, or set the positive slope of the clock pulse about 2.5 ns after the positive slope of the output signal at the gate input. Feed the test fixture output to a counter. Adjust the threshold level, R124, for a counter reading of 27.024 MHz. Repeat the test for the three remaining outputs.



SAMPLING PULSE WAVEFORMS



100mr -NINS

Into Comparator (U6–6)

.2 to.4 v-

Comparator Output (U6-2)

GATE LEAKAGE

FIGURE 4

5. AUTOMATIC SAMPLER TEST FIXTURE

5.1 Fixture Description

The Automatic Sampler Test Fixture will aid in the test and adjustment of The D-1 sampler. This unit contains:

- The power amplifier and filter portion of an IF receiver with a manual gain adjustment.
- (2) A mixer used to obtain a 1 to 50 MHz sweep signal of required low distortion level and amplitude flatness.
- (3) A digital program word generator.
- (4) A digital phase meter.
- (5) A digital duty cycle meter.
- (6) A wide band noise source.

The top panel of this unit is self explanatory in displaying how to drive the sampler with:

- (1) A 1 to 50 MHz flat sweep.
- (2) A 1 to 50 MHz wide band noise signal.
- (3) A signal from an external source.

The front panel of the test fixture contains these features:

- A delay program section to select the 7 bits of the sampler program word via switches. This program word can be either sent automatically each 50 ms or on a push button one shot basis.
- (2) Test jacks for a high impedance scope probe to view each of the four sampler ECL digital outputs.
- (3) A test meter with function and range controls to display either the duty cycle of any digital output or the phase between the positive or negative bits of the sine and cos digital outputs. An analog jack with the meters driving signal is provided. The overrange lamp must be off for the meter reading to be valid.
- (4) Hi and lo ALC lamps that display the conditions of the ALC integrating amplifier.
- 5.2 Meter Section Switch Functions
 - 5.2.1 <u>Range and Functions</u> These switches determine the scale factor of the meter and meter analog output. With the function switch in sin +, sin-, cos+, or cos- positions only

 \pm 5% and 0 - Vs positions of the range switch are valid. In \pm 5% position the meter center position represents a digital duty cycle of 27.0% which is the correct duty cycle for correct threshold adjustment with a wideband input of +16.5 dBm or a sinewave input of +12.9 dBm. An error of 5% in the threshold setting with these inputs will deflect the meter full scale. In 0 and Vs position a constant logic one at a digital output will yield a full scale right meter deflection.

With the function switch in ϕ^+ , ϕ^- , or ϕ^+ positions the range switch must be in 0 - Vs or $\pm 5^\circ$ positions. The 0 - Vs position will provide meter extremes of 0° and 180° phase and the $\pm 5^\circ$ position puts 90.0° at the meter center position with a $\pm 5^\circ$ range. The ϕ^+ position drives the meter with the phase as measured by comparing the sin+ and cos+ digital outputs whereas the ϕ^- uses the two negative sampler outputs. The ϕ^+ position alternated phase measurement integrations between the two, thus if a sweep generator is driving the sampler input a scope driven from the meter analog jack will display two traces, one for a phase measurement using the positive bits and one using the negative bits.

- 5.2.2 Long Integration/Short Integration Switch This switch determines the integration time of the phase or duty cycle measurements. Short integration will average measurements over 81.92 µs and long integrations over 655 µs. When sweeping the short integration will yield 200 samples across the scope screen with a 60 cycle sweep rate.
- 5.2.3 <u>Overrange Lamp</u> In \pm 5% or \pm 5[°] range switch positions the lamp must be out for the meter reading to be valid.

5.3 Test Procedure

5.3.1 <u>Leveler</u> Apply a 1.5 V rms (+ 16.5 dBm) noise signal of 1 to 50 MHz bandwidth to the sampler input. The top panel bnc connectors need only be jumpered correctly and the gain adjustment made with power meter. Adjust IF level control, R19 until the ALC hi and lo lamps just switch between themselves. The longer both lamps remain off when switching from one on to the other on the closer to correct the adjustment is. Adjust R 47 for 5 V out of V2A (P1-14).

5.3.2 <u>Variable Phase Shifter and Pulse Generator</u> Install a jumper plug-in (0[°] phase shift) in the 50 ohm phase shift network socket, trigger a scope from the signal on pin 16 of plug-in (100 MHz sinewave).

Apply power and adjust R155 for 10 V at the junction of R140 and R141. Set R94 for -1.9 V at the junction of R170 and R171. Using scope with a 500 or 5 K ohm probe held at the junction of the two 95 ohm cables observe the sampling pulse. It should be about 9.6 V in amplitude and 1.8 ns wide. Change R94 and R155 to change width and amplitude. See Figure 3.

Step thru all 16 delays in order 0000 to 1111 using the 4 program bits on front panel of test fixture. Each step should move the pulse by .625 ns + .1 ns.

- 5.3.3 <u>Samplers</u> The following tests will refer to the cos +circuit but apply to all samplers:
 - 5.3.3.1 Remove U5 and insert a test fixture to supply an adjustment reference voltage of about +80 to -80 mV to pins 1, 7, 8 and 14. The pins can be connected and fed simultaneously. With the sampling pulse present measure the self-bias voltages at R96 and R106. They should be positive and negative, respectively, and between 2.7 and 3.3 V. Check that the voltage at TP1 is their absolute sum within 7%.
 - 5.3.3.2 Remove U8. Using a scope with a probe of 500 ohms or more, check the output of U6 pin 2 while varying the reference voltage from the test fixture. The level may change state smoothly or with some snapping action. If the output changes state suddenly, the control voltages required to produce the positive and negative transitions should not differ by more than 10 mV. When near the threshold region a positive pulse due to gate leakage should appear at U6-2 (negative at U6-14). See Figure

4. Set the reference voltage so that the peak of this pulse is about 1/3 the transition amplitude. Replace U8 and select a 75 ohm phase shift network that places the positive transition of delayed clock at U8-6 about 2 ns following the peak of the gate leakage previously observed. (The scope must be externally triggered from the clock for these tests.)

- Note: During recent tests on a very similar circuit operating at 70 MHz clock rate but having the same sampling pulse amplitude, width and same gate leakage into the comparator the output pulse was less dominant. When the leakage peak was adjusted to 1/3 the transition voltage the trailing part of the pulse frequently did not return all the way to the original state. With the reference moved to increase the pulse peak to 1/2 the transition, the level would part-time continue on to the high state rather than trail off toward the low state. No snap action or hysteresis was present in any of the 20 comparators. Clock timing was set about 2 ns ahead of the leading edge of the pulse and minimum detectable signal was somewhat lower. Less dissipation was noticed in the comparator chips, so it is believed that MC 1650's have been changed.
- 5.3.4 <u>Minimum Detectable Signal</u> Apply a sinewave input to the sampler Adjust the signal level until all digital outputs just come out of fixed logic zero (indicating some capturing of samples above the threshold level). The input signal level shall be less than 15 mV.

- 5.3.5 Digital Retiming Replace U8 with a toggling chip (an MC 10231 with a jumper between pin 3 and 7 and 470 ohms from 3 to 8). Provide enable signals through U23-5 and 6. With the 180° bit in the "O" position select a 50 ohm phase shift network that provides more than 2 ns setup time and more than 1 ns hold time U8-10 with respect to U8-11 over the delay control range of 0000 to 0111. Also check that for the delay range from 1000 to 1111 the same limits are met for the signal at Ul4-7 with respect to U14-9. With a pull-down load provided on the logic output, P1-39, a toggling signal should be present at P1-39 for both states of the 180° command. With the invert command initiated at U23 the output should cease toggling. Moving the toggle IC from position U8 to U9 should again provide an output signal. Generate a positive disable command through U23 and see that the output signal is not present. Using the toggling IC, repeat the 180°, invert and disable checks on the remaining channels.
- 5.3.6 <u>Threshold Level Adjustment</u> Replace the test fixture in U5 with the proper IC. Provide a 1.5 V rms 1 to 50 MHz noise spectrum into J1 (the level at which the output of Level Control Amplifier U2B is not saturated momentarily in an open loop condition).

Put test fixture range switch in \pm 5% position and with function switch alternately in sin +, sin-, cos +, and cos- position adjust respective threshold pots for a center of screen meter reading with overrange lamp off. Long integration should be used.

5.3.7 <u>Quadrature Network Adjustment</u> Connect the test fixture, VHF oscillator, and sweep oscillator so as to provide the sampler with a 12.9 dBm (2.80 Vpp) 1 to 50 MHz input. Connect a high impedance probe to the meter analog jack and adjust sweep rate (using short integrating) for little or no scope trace flicker. Function switch to

 ϕ ±, range switch to ±5%. Two traces of dots should be seen on the scope face where 1 volt equals one degree and zero volts is 90°. Adjust all the various network components to obtain best overall overlay of the two traces with minimum deviation from 90° over the 1 to 50 MHz band. Ignore very narrow "blips" along traces that indicate large errors from 90° as these points occur at frequencies where the digital phase measuring technique fails to average out systematic erros. (As for instance where the signal is at 100/N MHz for any interger N).

It may be necessary to change some components in the network to obtain best adjustment. In any event the adjustment has not proven to be difficult and only rare components changes needed. One quickly learns the area's effect of each adjustment and overall adjustment, if the unit is free of problems, should not take over 5 to 10 minutes.

5.3.8 Repeat entire test procedure to eliminate interacting effects.

- 6. REFERENCE MATERIAL
 - Data Sheets

50-75 Ω Phase Shift Networks . . . Cl3500S6* Motorola MC-1650 Dual A-D Converter National LM324 Quad Op Amp National LM3900 Quad Amp TRW CA860/CA830 Power Amp

> *Not included in Technical Report No. 32 as an attachment. Available through VLA Site Drafting Department.

MC1650 · MC1651

ISSUE



The MC1650 and the MC1651 are very high spee comparators utilizing differential amplifier inputs to sent analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The MC1650 provides high impedance Darlington inputs, while the MC 1651 is a lower impedance option, with higher input slew rate and higher speed capability.

Complementary outputs permit maximum utility for applications in high speed test equipment, frequency meaurement, sample and hold, peak voltage detection, transmitters, receivers, memory translation, sense amplifier and more.

The clock inputs (\overline{C}_a and \overline{C}_b) operate from MECL for MECL 10,000 digital levels. When \overline{C}_a is at a logic high level, QO will be at a logic high level provided that V₁ V₂ (V₁ is more positive than V₂). \overline{OO} is the logic complement of QO. When the clock input goes to a low logic level, the outputs are latched in their present stars

Assessment of the performance differences between MC1650 and the MC1651 may be based upon-the relatbehaviors shown in Figures 3 and 6.

TRUTH TABLE

Ē	V1. V2	C20-1	Grn+1
н	V1>V2	H	L
ы	$V_1 \leq V_2$		н
L	÷ \$2	- Q0 ₄	ā9a

o = Don't Care



See General Information section for packaging information.

ELECTRICAL CHARACTERISTIC

Each MECL III serjes circuit has be designed to meet the dc specificatio shown in the test table, after thermal equ librium has been established. The circuit in a test socket or mounted on a printe circuit board and transverse air flow grea er than 500 linear fpm is maintained. Ou puts are terminated through a 50-oh register to -2.0 volts.

Test procedures are shown only for selecte inputs and outputs. Other inputs and ou puts are tested in a similar manner.

cn ui- is ed at- it-	V1a V2a Ča V1b V2b	6 6 4 12 11		itive Lo 	gic Q Q	3	00 00 01				L S CERAM CA	SUFFIX IC PAC	KAGE					
ed	с _b	13		1 °	ă	i 6	Q1					TEST	VOLTAG	EVALUE	s			
Jt-												·	(Volt	s)				r
					Te	@ Test moerat	ure	Villouax	VII min	VIHAmio	VILAmax	V _{A1}	VA2	VA3	VA4	VAS	VAG	
						-3	0°C	-0.875	-1 890	-1.180	1.515	10 020	-0.020	+2.500	17.480	-2 500	-2.480	ſ
						+2	5°C	-0.810	-1 850	-1 005	-1.425	+0 020	-0.020	+2 500	12 480	-2.500	-2.490	ļ
						+8	5°C	-0 700	-1 830	-1.025	-1 440	10 020	-0.020	12 500	+2 480	-2 500	-2 480	İ
	M	16501	/1651	Tort	Limite	<u></u>												l
'in	- 2/	100001	1001	00	401	.9c	γ				TEST VO	LTAGE A	PPLIED T	O PINS L	STED BE	LOW		
nder Test	Min	Max	Min	Max	Min	Мах	Unit	VIHmax	Vitimin	VIHAmin	VILAmax	VA1	V _{A2}	V _{A3}	VA4	VA5	VAS	Į
																		Ì
,10 8	-	-	1	25* 55*		-	mAde mAde	4,13	4,13	-	-	6,12 6,12	-	-	-	-		
6 6	-	-		10 40	-	-	uAde uAde	4	13 13	-		12	-	0 6	-		-	
								i	·									ļ

								+8	5°C	-0.700	-1 830	-1.025	-1.440	+0.620	-0.020	+2.500	+2.480	-2.500	-2.480	+5 0	-5.2	
		Pin	M	C1650	L/1651	L Test	Limits	0					TEST VO		PPLIED T	O PINS L	ISTED HE	LOW				į
Characteristic	Symbol	Under	-3 Min	1 Max	+2! Min	S ^o C Max	+8 Min	5°C Max	Unit	Villimax	Vitania	VIHAmin	VILAmax	VAI	VAZ	V _{A3}	V _{A4}	VA5	VA6	Vcc®	VEE	Gnđ
Power Supply Drain Current Positive Negative	ICC	7,10	-	-		25 · 55 ·	-	-	mAde	4,13	4,13	-	-	6.12 6.12	-	-	-		-	7,10	8 S	1,5,11,16 1,5,11,16
Input Current MC1650 MC1651	lin	G G	-	-		10 40	-	-	иAde µAde	4	13 13		+ 	12 12		3 6				7,10 7,10	8 8	1,5,11,16
input Leakage Current MC1650 MC1651	¹ R	G G	-		-	7 10	-		µ∧de µ∧de	4	13 13	-		12 12	-		-	G G		7,10	8 8	1,5,11,10 1,5,11,16
Input Clock Current	I _{I0} H	4	-	-	-	350		-	µArte	4	13	-		6,12•	-	-				7,10	8	1,5,11,16
	linL	4			0.5			<u> </u>	µ Ade		13		i	6,12				ļ	<u> </u>	7,10	4,3	1,5,11,36
		2 2 3 3 3 3 3										-	-	5,11	5,11 	6,12 - 5,11 -	5,11 	5,11 - - - -	6,1 2 			1,6,i2,16 1,10 1,16 1,5,11,16 1,6,12,16 1,16 1,16
Logie ''0'' Output Voltage	Vol	22223333333	-1.890	1650	-1.850	-1.620	-1.830	1575	Velc	1,13			-	5,11 	6,12 5,11 	5,11 6,12	6,12 - - 5,11 -	6,12 - - 5,11	- 5,11 - - - 6,12		8	1,5,11,16 1,6,12,16 1,16 1,5,11,16 1,5,11,16 1,6,12,10 1,16 1,16
Logic "1" Threshold Voltage (1 2 3 4	VOHA	2 2 3 3	-1.065	-	0980		0.910		Vđc		13	4 	4	6 - - 6	G 6	-	-			7,10	8	1,0,16
Logic "0" Threshold Voltage (1 2 3 4	VOLA	3 3 2 2	-	-1.630	-	-1600	-	-1.555	Vde	-	13	4 - 4	4	ť 	6				-	7.10	8	1,5,10

NOTES: () All data is for % MC1650 or MC1651, except data marked (*)-which refers to the entire package.

These tests done in order indicated. See Figure 4.

Maximum Power Supply Voltages (beyond which device life may be impaired):

|VEE| + |VCC| ≤ 12 Vdc.

Vcc⁽³⁾

+5.0

15.0 -5.2

VEE (2)

-5.2

ELECTRICAL CHARACTERISTICS (continued)



MOTOROLA Somiconductor Products Inc. ROBERT M. LIGGETT

PRODUCT MARKETING ENGINEER DIGITAL INTEGRATED CIRCUITS

2200 WEST BROADWAY . BOX 20906 . PHOENIX, ARIZONA 85036 PHONE (602) 962-2011

									1	<u></u>		TEST VC	LTAGE	ALUES]
													(Volts)							
							Te	@ Test mpcrat	ure	VB1	VR2	V _{R3}	Vĸ	v _{xx}	vcc [®]	v _{ee} ①				
								-30	o°c	+2.000	+4.400	-0.400	+1.190	+2.00 -	+7.00	-3.20				
								+25	o°C	12.000	+4.400	-0.400	+1.190	+2.00	+7.00	-3.20				1
								+85	ooc	+2.000	+4.400	-0.400	+1.190	+2.00	+7.00	-3.20		See Fi	gure 2	
	1			MC1	650L/	1651L	Test L	imits								uar				
		Pin	-30	°C	+2	5°C	+85	5 ⁰ C		10		AGE APP		1105 2151						
Charactoristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{R1}	V _{R2}	V _{R3}	V _X	Vxx	Vcc U	VEE	P1	P2	P3 -	P4
Switching Times Propagation Delay (50% to 50%) V-Input to Output	16+2+ 16+2+ 16+3- 16+3- 16+3- 16+3- 16-2- 16-2- 16-2- 16-3+ 16-3+ 16-3+	2 2 2 3 3 3 2 2 2 3 3 3 3 3 3	2.0	5.0	2.0	5.0	2.0	5.7	2 A	5 	5		4	1,11,16	7,10	8	6 	6 		
Clock to Output (2)	t_{4+2+} t_{4+2-} t_{4+3+} t_{4+3-}	2 2 3 3	2.0	4.7	2.0	4.7	2.0 ¥	5.2 		5 6 6 5	-			1,11,16			5 5 6	-	-	
Clock Enable Time (3)	tsetup	6	-	-	2.5	-	-	-	ns	5	-		-	1,11,16	7,10	8	6			4
Clock Aperture Time 3	tan	6			1.5		_	.	ns	5		-		1,11,16	7,10	8	6	-		4
Rise Tinia (10% to 90%)	t2+ t3+	2 3	1.0 1.0	3.5 3.5	1.0 1.0	3.5 3.5	1.0 1.0	3.8 3.8 ·	ns n s	5 5		-	4	1,11,16	7,10	8	6 6	-	_	-
Fall Time (10% to 90%)	12- 13-	2 3	1.0 1.0	3.0 3.0	1.0 1.0	3.0 3.0	1.0 1.0	3.3 3.3	ns ns	5 5		-	4	1,11,16	7,10	8 8	6 6	-	-	

NOTES: 1 Maximum Power Supply Voltages (beyond which device life may be impaired:

VCC + |VEE| ≤ 12 Vdc.

2 Unused clock inputs may be tied to ground.

3 See Figure 8.





FIGURE 2 - SWITCHING AND PROPAGATION WAVEFORMS @ 25°C



FIGURE 3 (continued)



FIGURE 4 -- LOGIC THRESHOLD TESTS (WAVEFORM SEQUENCE DIAGRAM)





FIGURE E - TRANSFER CHARACTERISTICS (Q vorsus V_{in})

FIGURE 6 - OUTPUT VOLTAGE SWING versus FREQUENCY

MC1650 • MC1651

FIGURE 8 -- CLOCK ENABLE AND APERTURE TIME TEST CIRCUIT AND WAVEFORMS @ 25°C

LM124/LM224/LM324 guad op amps

general description

The LM124 series consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124 series can be directly operated off of the standard +5 V_{DC} power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ±15 V_{DC} power supplies.

unique characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated.
- The input bias current is also temperature compensated.

advantages

- Eliminates need for dual supplies
- Four internally compensated op amps in a single package
- Allows directly sensing near GND and V_{OUT} also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

features

- Internally frequency compensated for unity gain
 Large dc voltage gain
 Wide bandwidth (unity gain)
 1 MHz
- - Single supply $3 V_{DC}$ to $30 V_{DC}$ or dual supplies $\pm 1.5 V_{DC}$ to $\pm 15 V_{DC}$
- Very low supply current drain (800μA) essentially independent of supply voltage (1 mW/op amp at +5 V_{DC})
- Low input biasing current
 (temperature compensated)
- Low input offset voltage 2 mV_{DC} and offset current 5 nA_{DC}
- " Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage 0 V_{DC} to V⁺ 1.5 V_{DC} swing

absolute maximum ratings

Supply Voltage, V ⁴	32	V _{⊇C} or ±16 V _{DC}
Differential Input V	/oltuge	32 V _{DC}
Input Voltage	-0.3	VDC to +32 VDC
Power Dissipation (Note 1)	
Molded DIP	(LM324N)	570 mW
Cavity DIP	(LM124D, LM224D & LM324D)	900 mW
Flat Pack	(LM124F)	Wm C08
Output Short-Circu	it to GND (Note 2) (One Amplifier	r) Continuous
V ⁺ ≤ 15 V _D	$_{\rm c}$ and T _A = 25°C	

Input Current (V_{IN} <=0.3 V_{OL}) (Note 3)	50 mA
Operating Temperature Runge	
LM324	ປິີC ເວ +70°C
LM224	-25°C to +35°C
LM124	-55°C to +125°C
Storage Temperature Range	-65°C te +150°C
Lead Temperature (Soldering, 10 seconds)	309°C

electrical characteristics ($V^+ = +5.0 V_{DC}$, Note 4) LM124

						_
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Input Offset Voltage	T _A = +25°C (Note 5)		±2	±5	mV _{DC}	
Input Bias Current (Note 6)	I _{IN(+)} or I _{IN(-)} , T _A = +25°C		45	150	nApp	
Input Offset Current	$I_{1N(+)} - I_{1N(-)}, T_A = +25^{\circ}C$		±3	±30	nA _{DC}	
Input Common-Mode Voltage Range (Note 7)	V [*] = 30 V _{DC} , T _A = +25 [°] C	0		V*-1.5	V _{DC}	
Supply Current	$R_L = \infty$ On All Op Amps Over Full Temperature Range		0.8	2	mA _{ac}	
Large Signal Voltage Gain	$V^* = +15 V_{DC}$ (For Large V_0 Swing) $R_L \ge 2 k\Omega$, $T_A = +25^{\circ}C$	50	100		V/mV	
Output Voltage Swing	$R_{L} = 2 k\Omega, T_{A} = +25^{\circ}C$	0		V ⁺ -1.5	VDC	
Common-Mode Rejection Ratio	DC, T _A = +25°C	70	85		qB	
Power Supply Rejection Ratio	DC, T _A = +25°C	65	100		dB	
Amplifier-to-Amplifier Coupling (Note 8)	f = 1 kHz to 20 kHz, T _A = +25°C (Input Referred)		-120		dB	
Output Current						
Source	$V_{1N}^{+} = +1 V_{DC}, V_{1N}^{-} = 0 V_{DC},$ $V^{+} = 15 V_{DC}, T_{A} = +25^{\circ}C$	20	. 40		mA _{DC}	
Sink	V_{1N}^{-} = +1 V_{DC} , V_{1N}^{+} = 0 V_{DC} , V^{+} = 15 V_{DC} , T_{A} = +25°C.	10	20		^{mA} oc	
	$V_{IN}^{-} = +1 V_{DC}, V_{IN}^{+} = 0 V_{DC},$ $T_A = +25^{\circ}C, V_O = 200 \text{ mV}_{DC}$	12	50		^{#А} ос	
Input Offset Voltage	(Note 5)			±7	mVoc	
Input Offset Voltage Drift	$R_s = 0\Omega$		7		μV/°C	
Input Offset Current	$I_{1N(+)} = I_{1N(-)}$			±100	nA _{DC} .	
Input Offset Current Drift			10		pA _{DC} /°C	
Input Bias Current	l _{IN(+)} or l _{IN(-)}			300	nApc	
Input Common-Mode Voltage Range (Note 7)	V [*] = 30 V _{DC}	0		V ⁺ −2	V _{DC}	
Large Signal Voltage Gain	$V^* = +15 V_{DC}$ (For Large V_O Swing) R _L $\geq 2 k\Omega$	25			V/mV	
Output Voitage Swing			-			
V _{OH}	$V^* = +30 V_{DC}, R_{L} = 2 k\Omega$ $R_{L} \ge 10 k\Omega$	26 27	28		V _{DC} V _{DČ}	
Vol	V^* = +5 V_{DC} , $R_L \le 10 \text{ k}\Omega$		5	20	mV _{DC}	
Output Current Source	$V_{iN}^{*} = +1 V_{DC}, V_{iN}^{} = 0 V_{DC}, V^{*} = 15 V_{DC}$	10	20		mA	
Sink	V_{1N}^{-} = +1 V_{DC}^{-} , V_{1N}^{+} = 0 V_{DC}^{-} , V^{+} = 15 V_{DC}^{-}	5	8		mA	
Differential Input Voltage (Note 7)				V ⁺	Voc	
						-

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Offset Voltage	$T_A = +25^{\circ}C$ (Note 5)		±2	±7	mV _{DC}
Input Bias Current (Note 6)	$I_{1N(r)}$ or $I_{1N(-)}$, $T_A = +25^{\circ}C$		45	250	nA _{DC}
Input Offset Current	$I_{1N(+)} = I_{1N(-)}, T_A = +25^{\circ}C$	·	±5	±50	nA _{DC}
Input Common-Mode Voltage Range (Note 7)	V* = 30 V _{DC} . T _A = +25°C	0		V*1.5	V _{DC}
Supply Current	$R_L = \infty$ On All Op Amps Over Full Temperature Range		0.8	2	mA _{DC}
Large Signal Voltage Gain	$V^* = +15 V_{DC}$ {For Large V_0 Swing} $R_L \ge 2 k\Omega$, $T_A = +25^{\circ}C$	25	100		V/mV
Output Voltage Swing	$R_{L} = 2 k\Omega, T_{A} = +25^{\circ}C$	0		V ⁺ −1.5	V _{DC}
Common-Mode Rejection Ratio	DC, T _A = +25°C	65	70		dB
Power Supply Rejection Ratio	DC, T _A = +25°C	65	100		dB
Amplifier-to-Amplifier Coupling (Note 8)	f = 1 kHz to 20 kHz, T _A = +25°C (Input Referred)		-120		dB
Dutput Current Source	V_{IN}^{+} = +1 V _{DC} , V_{IN}^{-} = 0 V _{DC} , V ⁺ = 15 V _{DC} , T _A = +25°C	20	40		mA _{DC}
Sink	$V_{IN}^{-} = +1 V_{DC}, V_{IN}^{+} = 0 V_{DC},$ $V^{+} = 15 V_{DC}, T_{A} = +25^{\circ}C$	10	20		mA _{DC}
	$V_{1N}^{-} = +1 V_{DC}, V_{1N}^{+} = 0 V_{DC},$ $T_{A} = +25^{\circ}C, V_{O} = 200 \text{ mV}_{DC}$	12	50		μA _{DC}
Input Offset Voltage	(Note 5)			±9	mV _{DC}
nput Offset Voltage Drift	$R_s = 0\Omega$	1	7		μV/°C
nput Offset Current	$\mathbf{i}_{\mathbf{iN}(+)} = \mathbf{I}_{\mathbf{iN}(-)}$			±150	nA _{DC}
nput Offset Current Drift			10		pA _{DC} /°C
nput Bias Current	IIN(+) OF IIN(-)			500	nA _{DC}
nput Common-Mode Voltage Range (Note 7)	V* = 30 V _{DC}	0		∨*2	V _{DC}
arge Signal Voltage Gain	$V^* = +15 V{DC}$ {For Large V_0 Swing} $R_L \ge 2 k\Omega$	15			V/mV
Dutput Voltage Swing V _{OH}	$V^{+} = +30 V_{DC}, R_{L} = 2 k\Omega$	26	20		V _{DC}
		21 L	20 E	20	PC my
V _{OL}	$V^{-} = +5 V_{DC}, H_{L} \le 10 \text{ kM}$		5	20	UILV DC
Dutput Current Source	$V_{1N}^{+} = +1 V_{DC}, V_{1N}^{-} = 0 V_{DC}, V^{+} = 15 V_{DC}$	10	20	1	mA
Sink	$V_{IN}^{-} = +1 V_{DC}, V_{IN}^{+} = 0 V_{DC}, V^{+} = 15 V_{DC}$	5	8		mA
Differential Input Voltage (Note 7)				v⁺	VDC

Note 1: For operating at high temperatures, the LM324 must be derated based on a +125°C maximum junction temperature and athermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM224 and LM124 can be derated based on a +150°C maximum junction temperature. The dissipation is the total of all four emplifiers-use external resistors, where possible, to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.

Note 2: Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA independent of the magnitude of V⁺. At values of supply voltage in excess of +15 V_{DC}, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction.

Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input FNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V⁺ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than $-0.3 V_{DC}$.

Note 4: These specifications apply for $V^+ = +5$ V_{DC} and $-55^{\circ}C \le T_A \le +125^{\circ}C$, unless otherwise stated. With the LM224, all temperature specifications are limited to $-25^{\circ}C \le T_A \le +85^{\circ}C$ and the LM324 temperature specifications are limited to $0^{\circ}C \le T_A \le +70^{\circ}C$. Note 5: V_D \cong 1.4 V_{DC}, R_S = 0 Ω with V⁺ from 5 V_{DC} to 30 V_{DC}; and over the full input common-mode range (0 V_{DC} to V⁺ - 1.5 V_{DC}).

Note 6: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.

Note 7: The input common mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is $V^{+} = 1.5V$, but either or both inputs can go to +32 VDC without damage.

Note 8: Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external pars. This typically can be detected as this type of capacitive increases at higher frequencies.

typical performance characteristics

to+ - OUTPUT SOURCE CURRENT (mApc)

: 0

85 105 125

= +33 V_{DC}

= +15 V/

25 45 65

VDC

13N

-40°C ≤ 1_A ≤ +85°C

10k 100k 1M* 10M

58 y l Ī

INPU

5 6

4

15 V_{DC}

+30 Vpc

1

+25

= +30 V_D v

19

1

to - OUTPUT SINK CURRENT (mAge)

106

7 8

= 25VDC &

85

11

LM3900 quad amplifier general description

The LM3900 consists of four independent, dual input, internally compensated amplifiers which were designed specifically to operate off of a single power supply voltage and to provide a large output voltage swing. These amplifiers make use of a current mirror to achieve the non-inverting input function. Application areas include: AC amplifiers, RC active filters; low frequency triangle, squarewave and pulse waveform generation circuits, tachometers and low speed, high voltage digital logic gates.

features

2

55

Wide single supply	
voltage range	4 V _{DC} to 36 V _{DC}
or dual supplies	$\pm 2 V_{DC}$ to $\pm 18 V_{DC}$
Supply current drain voltage	independent of supply
Low input biasing curre	nt 30 nA
High open-loop gain	70 d8
Wide bandwidth	2.5 MHz (Unity Gain)
Large output voltage sw	ving $(V^+ - 1) V_{pp}$
Internally frequency co	mpensated for unity gain

ドンイ

1972

 $Z_{\mu\nu}$

. . .

20.2

ê D

82.0 La

<u>ि</u>्रः

ಣ್ಣನ ಇಲ್

ాల్ గురియా గాకి 1 కి

50

Output short-circuit protection

schematic and connection diagrams

typical applications (V+= 15VDC)

Triangle/Square Generator

Frequency-Doubling Tachometer

Inverting Amplifier

Non-Inverting Amplifier

LM3908

Negative Supply Biasing

©1972 NATIONAL SEMICONDUCTOR CORP.

DOISTED IN HE A

ſ

Vocc - - R3 A, 3 R2

absolute	maximum	ratings

Supply Voltage	+36 VDC
	±18 VDC
Power Dissipation ($T_A = 25^{\circ}$ C) (Note 1)	570 mW
Input Currents, I _{IN+} or I _{IN-}	20 mA DC
Output Short Circuit Duration – One	Continuous
. Amplifier T _A = 25°C	
(See Application Hints)	
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

electrical characteristics (V⁺ = +15 VDC and $T_A = 25^{\circ}C$ unless otherwise noted)

PARAMETER	CONDITIONS	MIN	түр	MAX	UNITS
Open Loop Voltage Gain Input Resistance Output Resistance	f = 100 Hz Inverting Input	1200	2800 1 8		V/V MΩ kΩ
Unity Gain Bandwidth	Inverting Input		2.5		MHz
Input Bias Current	Inverting Input		30	200	nA
Slew Rate	Positive Output Swing Negative Output Swing		0.5 20		V /μs V/μs
Supply Current	$R_L = \infty$ On All Amplifiers		6.2	10	mA DC
Output Voltage Swing	. R _L = 5.1k				
V _{OUT} High	$I_{IN} = 0, I_{IN} = 0$	13.5	14.2		VDC
V _{OUT} Low	$I_{IN} = 10 \mu A$, $I_{IN} = 0$		0.09	0.2	VDC
Output Current Capability Source		3	10		mA DC
Sink	(Note 2)	0.5	1.3		mA DC
Power Supply Rejection	f = 100 Hz		70		dB
Mirror Gain	I _{IN} + = 200 μA (Note 3)	0.90	1	1.1	μΑ/μΑ
Mirror Current	(Note 4)		. 10	500	μΑ DC
Negative Input Current	(Note 5)		1.0		mA DC

Note 1: For operating at high temperatures, the device must be derated based on a 125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. Note 2: The output current sink capability can be increased for large signal conditions by overdriving the inverting input. This is shown in the section on Typical Characteristics.

Note 3: This spec indicates the current gain of the current mirror which is used as the non-inverting input.

Note 4: Input VBE match between the non-inverting and the inverting inputs occurs for a mirror current (non-inverting input current) of approximately 10 μ A. This is therefore a typical design center for many of the application circuits.

Note 5: Clamp transistors are included on the IC to prevent the input voltages from swinging below ground more than approximately -0.3 VDC. The negative input currents which may result from large signal overdrive with capacitance input coupling need to be externally limited to values of approximately 1 mA. Negative input currents in excess of 4 mA will cause the output voltage to drop to a low voltage. This maximum current applies to any one of the input terminals. If more than one of the input terminals are simultaneously driven negative smaller maximum currents are allowed. Common-mode current biasing can be used to prevent negative input voltages; see for example the "Differentiator Circuit" in the applications section.

typical performance characteristics

3

DATA SHEET

The Chase Acomposites

RF Hybrid Amplifiers CA860 10-200MHz, 500mW CA870 100-400MHz, 400mW Broadband Reliable Performance, ±1.0 dB

The CA860 and CA870 amplifiers are hybrid microelectronic circuits. They are miniature, low cost, high gain modules with built in provisions for amplitude leveling. The two circuits cover the 10-200MHz and 100-400MHz ranges. Two B+ inputs, one for the preamplifier and one for the final stage, provide a convenient means of RF leveling by variation of the final stage B+ voltage. Load variations on the preceding stage are kept to a minimum by this provision. Although the uncorrected flatness of

both modules is superb $(\pm 1 dB)$, the leveling provisions provide convenient means of correcting for the frequency response of succeeding stages and injection of AM modulation.

The modules find wide application in military and industrial service as gain blocks in RF amplifiers for HF, VHF and UHF transmitters.

Parameter	CA850	CA879
Frequency	10-200MHz	100-400MHz
Power Output (Vcc = 24V) @ 25°C	500mW Min	400mW Min
Unleveled Broadband Response	±1dB	±1¢3
Input/Output Impedance	50 Ohms	50 Ohms
Input/Output VSWR	1.5:1	1.5:1
B+1 and B+2	24V Max	24V Max
Gain (Vcc = 24V)	32d8 Typ	32dB Typ
Pn (for saturation output)	1m₩ Min	1mW Min
Storage Temperature*	-40 to 100°C	-40 to 100°C
Operating Temperature*	-20 to 90°C	-20 to 90°C
Noise Figure	12dB	12dB
Reverse Isolation (due to variation of Vcc2)	40dB Min	40d8 Min

SPECIFICATIONS

*Measured under head of mounting screw.

PRELIMINARY SPECIFICATIONS FOR THIN FILM HYBRID AMPLIFIERS

A RIF STENAICONDUCTORS

DATA SHEE

CA2830 PUSH PULL RF AMPLIFIER 34.5dB GAIN 1 TO 150MHz WIDE DYNAMIC RANGE LOW ENVELOPE DISTORTION

PARAMETERS @ V _{cc} =24V	CA2830
GAIN @ 10MHz	34.5 ± 1.0dB
FREQUENCY RESPONSE	1 - 150MHz (<u>+</u> 1.0dB)
POWER OUTPUT @ 1dB COMPRESSION	28dBm
THIRD ORDER INTERCEPT	45dBm
SECOND ORDER INTERCEPT	65dBm
NOISE FIGURE	7dB
VSWR (50Ω) IN/OUT	2:1
POWER REQUIREMENTS	330mA
OPERATING TEMPERATURE (CASE)	-40°C to +100°C
STORAGE TEMPERATURE	-55°C to +125°C

nents Division of TRW, Inc. TWX: 910-325-6206, Cable:

TRWSENICONS

NATIONAL RADIO ASTRONOMY OBSERVATORY

ELECTRICAL		MECHANICAL	BOM # A13800 ZB	REV	DATE	1/24/18 PA	.GE <u>1</u>	of <u>-3</u>
MODULE # D/	NAME	VARIABLE PHOSE	SAMPLER DWG #	SUB	ASMB		DNG t	
SCHEMATIC DWG #		LOCATION	QUA/	SYSTEM	PREPARED BY	J. Osborne	APPROVED	****

ITEM #	REF DESIG	MANUFACTURER	MFG PART #		DESCRIPTION			
		NRAD	A1350021	VARIABLE	PHASE	SAMPLER		
		NRAO	A13500 22	VARIACIE	PHASE SNAIPL	ERPC BL	/	
		NRAO	A13500Z14	COAXIAL	- CAGLE A	SSEPICLY		
		NRAD	A13500 Z15	COAXIN	L CABLE	ASSEMELY	/	
		NRAO		11	11	11.	1	
		NRAD		11	11.		1	
		NRAD		11	11	11	1	
		NRAO		11	11	17	/	
		NRAO		11	11	11	/	
		NRHO		11	1.1	11	1	
		NRAO		11	11	1.6	/	
		NRAO	B13500M29	PANEL	FRONT		1	
		NRAO	B13500M30	PANEL	, REAR		/	
		NRAO	B13500M31-1	BARS	UPPORT, LZ	FT	2	
		NRAO	B1350M31-2	BAR S	UPPORT, RI	GHT	2	

NATIONAL RADIO ASTRONOMY OBSERVATORY

 ME DANATAST	
ELECTRICAL	

MECHANICAL BOM # ____ REV ___ DATE ____ PAGE 2 OF 3

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	total Qua	
		NRAO	<13500M32	COVER, PERFORATED.	2	
		NRAO	B13050 MY	GUIDE	2	
		SOUTHEO	47-10-204-10	FASTNER, CAPTINE	2	
			6-3220.25	ST.STL.FLTHEAD, FOR FRONT	4	
			4-40 2.5	ST. STL., PAN HEAD, FOR SPACEN	2	
			6-32×0.75	ST.ST'L, PAN HEAD, SUSSER	4	
			6-32×.25	ST. STIL., MEX SOC. HD. CAR. Scr.	2	
		NRAO	B1350M31-3	SPACER, BAD	2	
		AMP SPEC IND	204186-5	PIN BLOCK, 42 PIN MIXED	1	
		AMP SPEC IND	202394-2	HOOD	1	
	J5, JG		OSM 244-2	TEST POINTS	2	
		OMNI- SPECTRA	OMQ3043-75	CONNECTOR, BUILD FF Non	- 2	
		HH SMITH	15.01 - RED	TIP JACH WYLON	/	
		11	1501-BROWN	11	/	
		11	1501 - YELLOW	11	/	
		17	1501 - O RAINGE	11	/	
		<i>H</i>	1501 - BLACH	11	/	

NATIONAL RADIO ASTRONOMY OBSERVATORY

Г

ELECTRICAL] MECHANICAL	BOM	#	REV		DATE		PAGE	<u> </u>	OF	3	
------------	--	--------------	-----	---	-----	--	------	--	------	----------	----	---	--

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
		NRMO	D13500AR13	ART WORK, PC	1	
		NRAO		DRILL DUG	', /	
			4-402.25	ST.ST'L., BINDING HD. FOR PC BOARD	8	
			2-56 x.125	BILS, FOR OSM244-2 T.P.	lay	
			2-56	HNS NUTS FOR ABOVE	4	
		AMP SPEC IND	203964-6	SOCHET GUIDE	2	
		11	201578-1	PIN, CRIMP	15	
		11	201143-5	PIN, COAX	4	
		11	200833-4	PIN, GUIDA	1	
		11	202514-1	PIN, GUIER (GOLD PLTD.)	1	

	NATIONAL	RADIO	ASTRONOMY	OBSERVATORY
--	----------	-------	-----------	-------------

Z ELECTRICAL	MECHANICAL BOM	A13800Z9 REV	DATE 1/24/-	00 PAGE 1	OF 8
NODULE # <u>D/</u>	NAME VARIABLE PHASE SAMPLER	DWG # S	UB ASMB	DWG #	
SCHEMATIC DWG #	LOCATION	QUA/SYSTEM	PREPARED BY J.	JSBORNE APPROVED	

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	Total Qua
 		ALLEN BRADLEY & Equily.	RCR07G270JS	271 yw	/ /
		11	RCROTG470JS	420 4w	3
}		11	ACRO7G510JS	5112 ×4 w	4
		11	RCR07G680JS	68 D 400	10
		11	RCR07GIOIJS	1002-40	8
		11	RCR07G151JS	150 D - 40	2
		11	RCR076201 JS	2001 4w	9
		11	RCR02G221JS	220 D 40	27
	 	11	RCR07G24/JS	240 A 400	2
		//	RCR07G271JS	270 D 4w	8
		11	RCR07633/JS	330-D - 4w	5
		17	RCR076391J5	39052 4w	1
		11	RCR07G431JS	430-0 - 400	5
		11	ACRO7G511JS	510 D. 4 W	
		11	REROZG621JS	62012 - 400	

		NATIONAL RADIO AS	TRONOMY OBSERVAT	ORY	9	0
ELECTRICAL	MECHANICAL	вом #	REV	DATE	PAGE	of

ITEM #	REF Desig	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA	
		ALLEN BRADLEY & EQUIV	RCR07G751JS	750 I tw	1	
		11	RCR026911JS	910 J - trui		
		11	RCR07G102JS	1000 A 400	7	
		11	RCROZGURTS	1.1K 4 W	7	
		4	RCR07G122JS	1.2K + 40	11	
		H.	RCRO7G152JS	1.5K Tw	1	
			RCRODG182JS	1.8K tru	3	
		<i>¥</i>	RCR07G202TS	2H 4Tw	1	
			RERODGROATS	2.7K 4w	3	
		ll.	RCR07G302TS	3H-Tu	8	
		4	RCR07G 33.2.15	3.3K4 w	2	
		11.	RCR07G362JS	3.6 K-4w	1	
		1/	RCR07G512JS	5.1K 4. w	- Colored - Colo	
		17	RCR07668255	6.8K 4w	1	
			RCR02010375	ION two	12	
		11	RCRO7G153JS	15K 4100	4	
		it	RCR02G513JS	51/ 400	10	

OF TERTER

NATIONAL RADIO ASTRONOMY OBSERVATORY MECHANICAL BOM # ____ REV ___ DATE ____ PAGE 3 OF 8

ELECTRICAL	

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	total Qua	
		ALLEN BRADLEY A FOUN	RCR07G753JS	7.5 K 4 w	1	
		11	RCR07G104JS	100K - 4/ W	26	
		//	RCR07G244JS	240K Lyw	1	
		11	RCR07G47475	470 K YW	2	
		11	AC ROSGIOIJS	100 A - 15 W	4	
		<u> </u>	RCR2DG271-JS	270 1 5 10	1	
		11	RCR20G391-JS	390 D - 5 W	6	
	R36, R37		RC742GIDIJS	10D 2w	2	
		TRWIRC	RNR55D2000F	RESISTOR 200 D. 1%	2	
		+1	RNR55DQ100F	210 <u>0</u> /7	2	
		//	RNR55D1540F	154 <u>N</u> 17.	1	
			RNR 55 D76 R8F	76.80 1%	1	
			RNR5502270 F.	237.0. 1%		
			RNR 55D2431F	2.43K 1%	1	
<u>.</u>		SPECTROL	646102	POTENTIONETER, PC. 257	14	
		BECKMAN	66WR.10.01	Pot, 10H 207	3	
		SPECTROL	642102	POT IN 25T	1	

NATIONAL RADIO ASTRONOMY OBSERVATORY ECTRICAL BOM # REV DATE PAGE 4/ OF 8

ELECTRIC

Т

item #	ref Desig	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA
		TEXAS INSTR	SN74164	IC	/
		NAT SEPTICOND.	LM 3900	AMP, OP QUAD	1
		RCA	CA3109	IC	/
		MOTOROLA	MC10109	MECL, IC	1
		11	MC10124	MECL, IC	1
		11	MC10174	MECL, IC	2
		11	MC10231	MECL, IC	10
		NAT SEMICOND	LMBDUN	IIC	4
		MOTOROLA	MC 1650	TC	2
		11	2114996	TRANSISION	2
		11	MM 8001	TRANSISTOR!	2
		11.	2113906	TRANSISTOR	//
		11	2113904	11	
		RCA	QN5109	10	4
		MOTOROLA	QN5583	11	4
		11.	216305	11	7
		11	1N4742A	DIODE, EENER 12V1	1.

PLAT OF MAMERIAL

NATIONAL RADIO ASTRONOMY OBSERVATORY

1

						-
ELECTRICAL	MECHANICAL	BOM #	REV	DATE	PAGE 5	of

T

ITEM #	REF DESIG	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA
		AERTECH	A2X919	DIODE BATCH MATCHED	16
		11	A4X988U	DIODE	2
		MOTOROLA	INYTYOA	DIODE, ZENER 101 10	1
	********	HEWLETT PACHARD	HP5082-3077	DIODE	8
	-	11	11 -2835		8
		11	11 - 28.10	11	11
		NYTRONICS	WEE 1-1.5	INDUCTOR, VAR 1.5ml	1
	******	11	" " 0.68	11 11 68ml	1
		11	" " 18:0	11. 11 18 m h	1
		11	" " 56.0	" " 56 uh	1
		11	DD-47.0	INDUCTOR, RF 47mh	4
		11	" - 0.15	11 11 .15mh	3
	••••••••••••••••••••••••••••••••••••••	11	" - 33.0	11 11 330uch	2
		11	11 - 6.80	11 11 6.8 mh	6
		1/	" - 0.42	11 11 -47 wh	1
			11 - 470	11 470mh	1
		11	11 -0.33	11 - 33,u f,	/

NATIONAL RADIO ASTRONOMY OBSERVATORY MECHANICAL BOM # ____ REV ___ DATE ____ PAGE 6 OF 2

ELECTRICAL	

item #	REF Desig	MANUFACTURER	MFG PART #	DESCRIPTION	total Qua	
		NYTRONICS	00-0.22	INDUCTOR, RF 0.22ml	1	
		11	"-0.18	11 11 O.18 u.h	. /	
		11	11-1.50	11 11 1.50 mh	1	
		SPRAGUE	TG-SID	CAPACITOR, CERAMIC Oluf	24	
		17	11-050	11 11 .005ut	44	
		11	IDTEC-QID	CAPACITORITE 10PF	1	
		11	5GA - DIO	CAPACITOR, CERNINC. 001 at	/3	
)/	IDTCC-147	11 11 4.7PF	5	
		11	70033104×75000	CAPACITOR MONOLYTHIC . In f	3	
		//	5GA-Q30	CAPACITOR, CERAMIC 3DRC	2	
		AVX	3420-0505-2240	CAPACITOR O. Jauf	6	
		ELECTRO MATERIALS	5021ES50RD 4732	11 0.047,.f	16	
		SPRAGUE	IDTCC-VIQ	CAPACITOR, TC 1 PF	2	
		11	10766-Q15	CAPACITOR, CERAMIC ISA	1	
	i	CORNELL DUBLIER	CD7FA331J03	CAPACITOR, MICA 330 PF	/	
		17	CD7FA681J03	11 11 680PF	1	
		11	CD6EA510703	11 11 51.0 Pf	/	

NATIONAL RADIO ASTRONOMY OBSERVATORY ECTRICAL MECHANICAL BOM # _____ REV ____ DATE ____ PAGE 7 OF 8

	ELECTRIC
--	----------

 	 _	

ITEM #	ref Desig	MANUFACTURER	MFG PART #	DESCRIPTION	TOTAL QUA
				CAPACITOR, MICA 22.0RE	1
		ARCO	CMOSED 300 TO3	11 11 30 PF	ର
		E.F. JOHNSON	9312	CAPACITOR, VAR 3-1017	2
		E.F. JOHNSON	274-0020-250	11 11 3.5-20PE	1
•	223	11	274-0009-250	11 11 2.5-9PF	}
		SPRAGUE	CS13BF56K	CAPACITOR S. GATTON	y .
		11	721202	CAPACITOR Suit /251	2
	135-140	FERRONCUBE	56 590 65/4B	BEAD, FERRITE EMPLOYER LEADS	6
	133, L41, 42,43,49	ALLEN BRADLEY	To 14043038	BEAD, FERRINA	5
	131,132	11	TO140A303E	11 11	2
		FERROXCUBE	VK211-07/3B	CORE, FERRINE	/
	T2	11	10417060 /444	CORE, TERRITE, TOROID	1
	73,4,5,	STACHPOLE	570184.	CORE, TOROLD FEARING	4
		STACHPOLE	57-0372	CORE, TOROID, FERRINE)
		CENTRALAR	W05011J184M	CAPACITOR, CHAP. 0.1800	8
		11	WOSDFH223M	11 11 . 022.of	8
		11	NOSOFH223M	11 11 -022af	2

NATIONAL RADIO ASTRONOMY OBSERVATORY

ELECTRICAL	MECHANICAL	BOM #	REV	DATE	PAGE	8	OF	8

item #	REF DESIG	MANUFACTURER	Myg Part #	DESCRIPTION	total Qua	
		CENTRALAB	WO50FH103M	CAPACITOR, CHIP OINF	1	
	L21			#24 BUS WIRE ISSDIA.	1	
		THERMALLOY	2254B	HEATSINK	/	
				SPACING BLOCK	1	
		TEXAS INSTR.	C931402	SOCKET, IC IYPIN	7	
		11	c13/602	SOCHET, IC 16 PIN	18	
						(in the second sec
						alar Chin