## VLA Technical Report No. 38

MODULE TYPE M2 DATA TAP MANUAL

D. Weber and P. Harden

April 1978

### TABLE OF CONTENTS

1.0	INTRODUCTION AND BRIEF FUNCTIONAL DESCRIPTION 1-1	
2.0	FRONT PANEL CONTROLS AND DISPLAYS 2-1	
3.0	LOGIC CIRCUITRY DESCRIPTION 3-1	
	3.1 Message Loading Logic and Data Rates	
	3.2 Storage Decision Logic 3-2	
	3.3 Data Selection Logic 3-3	
	3.4 Analog Data Multiplication/Conversion Logic 3-3	
	3.5 Display Logic 3-4	
	3.6 D/A Conversion Logic 3-5	
	3.7 DAC and Binary to BCD Converter Alignment and Test 3-7	
	3.8 I/O Connector Pin Assignments 3-14	
	3.9 Test Point Connector Pin Assignments 3-15	
4.0	DOCUMENTATION TREE 4-1	
5.Ò	SPECIAL COMPONENT DATA SHEETS	

#### LIST OF ILLUSTRATIONS

- Figure 1 Command and Monitor Data Message Formats
- Figure 2 Data Tap Control/Display Panel
- Figure 3 Message Storage Logic
- Figure 4 Data Tap Block Diagram
- Figure 5 Message Load Timing Diagram
- Figure 6 DAC Alignment Schematic
- Figure 7 Table 1, Model C Data Tap (7520) DAC Alignment Procedure
- Figure 8 Model B and Model C Data Tap Top Assembly Drawing (2 sheets) (see Section 4.0)
- Data Tap Model B and C Logic Diagrams (see Section 4.0)

#### 1.0 INTRODUCTION AND FUNCTIONAL DESCRIPTION

This manual describes the Data Tap (M2) Monitor and Control System module and is intended to serve as the principle repair and maintenance guide for this unit. It may also be useful for those who are interested in the Data Tap Message storage logic.

The Data Tap provides the facility to conveniently detect, store and display Command and Monitor Data messages without the participation of the control computers. The Data Tap may also be used for analog recording as it has two D/A converters which convert Analog Monitor Data messages back to two analog voltages which may be patched to analog recorders. The reader is referred to the Data Set Manual for details on the conversion and packing of two analog voltages into one Analog Monitor Data message.

Figure 1 depicts the Command and Monitor Data message format.

The Data Tap is not a serial element in the distribution of Command and Monitor Data messages but is "Tapped" onto the message flow as they are distributed through the system.

The operator may cause message trapping to be conditional on the occurrence of messages which match the front panel address switch settings or the occurrence of messages which have been tainted by errors. Message trapping on the basis of message information content is not normally possible with the present design but has been done on an improvised basis. The Data Tap may be connected to any Data Set in the system, to the Central Buffer or to the Serial Line Controller. When connected to a Data Set the Data Tap detects and displays messages which have a 10  $\mu$ sec/bit rate and when connected to either the Central Buffer or SLC the Tap detects and displays messages which have a 1  $\mu$ sec/bit rate. The Central Buffer/SLC connection provides access to <u>all</u> Command and Monitor Data messages which are circulated around the Electronics/Control Room environment. When the Data Tap is connected to a Data Set in the antenna it is able to trap and display all messages locally available in the



CMD/MON/Q

MON

AB/DS

AB/CB

IQ µs

20 µs

5µs

lO µs

"Q" CHARACTER

FIGURE 1: COMMAND AND MONITOR DATA MESSAGE FORMATS

antenna which consist of commands addressed to the antenna and data from the antenna Data Sets. A connection to the Central Data Set is a trivial connection as it is exposed to <u>only</u> the Command Messages directed to the Data Set and no other messages.

The reader is referred to the Monitor and Control System manual for a description of the system usage of the Data Tap.

#### 2.0 FRONT PANEL CONTROLS AND DISPLAYS

Figure 2 shows the location and marking of the front panel controls and displays. Figure 3 depicts the message storage logic. The Parity/Address switch determines whether the tap stores parity error tainted messages or messages based upon the address content. In the parity position <u>only</u> parity tainted messages will be stored and the message address and information components displayed for interpretation of the malfunction. Since the address components of an error tainted message may be in error one should be cautious in the inferences drawn from this displayed information. The red parity error LED is illuminated for each occurrence of a parity error irrespective of the position of the Parity/Address or any other switch.

When the Parity/Address switch is in the address position the tap will store and display messages in accordance with the settings of the address thumbwheel and sel/any toggle switches. When the sel/any toggle switches are in the sel position the tap will store and display only messages having address components identical to those set on the address thumbwheel switches. In the any position the sel/any switches substitute a "Don't Care" condition for the associated thumbwheel address comparison in the message decode logic. This variable address decode selectivity can enable one to view a "flow" of messages for an overview of the composition of data associated with a message source or destination. For example, by setting an antenna Data Tap to DCS Addr = 00, DS Addr = 2, Max Addr to "Any" the whole flow of Monitor Data messages from Data Set #2 may be observed on the display. Another interesting case is DCS Addr = actual, DS Addr = 2 and Max Addr = any. This setting allows the periodic bursts of fringe rate and phase and Walsh function commands to be trapped and displayed.

Whenever the tap detects a match of address conditions with message conditions and stores the message, the green update LED is



FIGURE 2: DATA TAP CONTROL/DISPLAY PANEL



FIGURE 3: MESSAGE STORAGE LOGIC

briefly illuminated. The single/rep toggle switch controls the frequency of message updating. In the Rep (for repetitive) position the tap will update <u>each</u> time the message components match the switch settings. In the single position the tap will update <u>once</u> for each activation of the single activate push button switch. This mode is useful when the tapped message composition is highly variable and it is difficult to analyze a continuously changing display.

The numeric LED display can be used to display the trapped message in several formats. When the display control switch is in the octal position, the 24 information bits of the message are displayed in eight digit octal format. When the switch is in the address position, the message address components are displayed in six digit octal format. In the Mux and Mux + 1 position, the upper or lower half of the 24 bit message is selected, multiplied by five and converted to BCD so that the data is displayed in decimal bipolar format (i.e., + or -) volts with a decimal point. This operation rescales the digital data to the equivalent analog voltage. The resolution of this display is 5 milli-volts which is the Data Set A/D resolution. Of course, this display is only meaningful when the data is associated with an analog data message. Older data tap models (A and B) use the labels "Right" and "Left" to designate the Mux and Mux +1 analog data components respectively.

An array of 24 LED's displays the 24 message bits and is convenient for interpretation of Binary Monitor Data messages.

The Q and S LED's indicate the detection of these message components.

#### 3.0 LOGIC CIRCUITRY DESCRIPTION

Figure 8 is the Data Tap Top Assembly Drawing. Figure 4 depicts the Data Tap Logic Block Diagram.

3.1 Message Loading Logic and Data Rates

The message loading logic is found on Sheet 1 of the logic diagrams.

Central Buffer and Serial Line Controller messages are input via the optical isolator A26. Data Set messages are input to the exclusive or gate A3003. When the Central Buffer/SLC input is used, pin J4-26 should be grounded.

Edge detector A3013 phase adjusts counter A24 and A22 which generates clocks to sample the input message which is shifted into shift register A14. The message preamble, the "S" character is detected by gate A1510 which resets flip flop B0805. This flip flop is clocked by the 10 MHz clock and is reset during the time that the "S" detector gate is true. B0805 turns on the format counter A13 and A12 by causing control flip flop A1811 to lift the counter's preset enable. Counter term A13-14 is used as a shift clock to serially load the incoming message into the Message Input Register. When the counter reaches a state of 99 the message is completely loaded in the register so the counter is turned off by gate B0910 which resets control flip flop A1811. The output of gate B0910 is also used as a strobe in the message parity and storage decision logic on Sheet 3.

Counter A24 and A25 operate with two radices:  $\div$  5 and  $\div$  50 which are selected by the Hi/Lo jumper wire on pin J4-01 on the rear I/O connector pin. When J4-01 is jumpered to J4-02 (grounding pin 3 on nor gate A22) the counter radix is 50 which produces a 200 kHz shift clock at A2211. This rate is used in the antenna when the Data Tap is connected to an antenna Data Set. If pin J4-01 is not jumpered to ground, counter A22 radix is  $\div$  5 and produces a 2 MHz shift clock at A2211. The key to the radix control lies in gate B1704 which



# FIGURE 4: DATA TAP BLOCK DIAGRAM

passes the TC carries from A2415 through to A2207 in the ÷ 50 mode and permits A22 to count each 10 MHz clock in the ÷ 5 mode. The ÷ 5 mode is used in loading SLC/Central Buffer messages. When pin J4-01 is floating, A22 sequences through the states 5, 6, 7, 8, 9, 5, 6, etc., and when J4-01 is grounded A24 and A22 sequence through the states 41 to 90.

The "S" character and the "Q" character LEDs are illuminated to indicate the detection of command/monitor and data request messages respectively. Figure 5 depicts the message load timing.

### 3.2 Storage Decision Logic

The message storage logic depicted in Figure 3 is found on sheet 3 of the logic diagrams.

Flip flop AllO6 is the parity analysis flip flop and is toggled whenever a message bit is a "l." At the completion of the load sequence the full count term from Al710 tests the state of AllO6 and sets flip flop BO811 if the message was tainted by a parity error.

If the Parity/Address switch is in the Parity position, gate A0903 causes the error tainted message to be parallel transferred from the Message Input Register Bll, Bl2, Bl3, B20 on sheet 2 and Al and A6 on sheet 3 to the Message and Address Storage Register's El, E2, E6, E7, Ell, El2 on sheet 2 and Cl, C2, C6 and Cl1 on sheets 8 and 6. The Parity LED is illuminated whenever an error is detected.

When the Parity/Address switch is in the Address position the comparators A2, A4, A5 and B5 compare the address components set on the DCS, DS and MUX address thumbwheels with the message address components standing in registers A6 and A1. Nor gates B1406, B1410 and B1413 provide the "Don't Care" conditions for the DCS, DS and MUX Sel/Any switches respectively. Gate A0806 senses the equals (or associated "Don't Cares") condition of these



## FIGURE 5: MESSAGE LOAD TIMING DIAGRAM

comparators and causes contents of the Message Input Register to be loaded into the Message and Address Storage Registers. The message update LED is illuminated by the pulse stretching one-shot E2507.

### 3.3 Data Selection Logic

With the message address and information bits safely tucked away in the Message and Address Storage Registers (El, E2, E6, E7, Ell, El2 on sheet 2 and Cl, C2, C6 and Cll on sheets 8 and 6) the data selection logic selects the data for display on the numeric display. The display selector switch controls two and three channel multiplexers on sheets 4, 6, 7 and 8 to select for display either the 24 data bits or the address components. The selector switch also conditions the display logic to display the negative sign, decimal point, suppresses leading zeros in the analog display and blanks unused digits in the address display. In the octal address and data positions the address and information components are displayed in octal format.

In the octal data or address position either the 24 message information bits or 16 address bits are selected for display in octal format on the eight digit numeric display. Two digits are blanked in the address display to improve readability. See Figure 2 for an example of a typical address display.

In the analog position either the upper or lower (Mux/Right or Mux +1/Left) 12 bits stored in the Message Storage Register are selected, multiplied by 5 and converted to BCD as described in section 3.4 of this manual.

### 3.4 Analog Data Multiplication/Conversion Logic

In the analog positions of the selector switch, either the 12 upper or lower bits of the 24 information bits stored in the Message Storage Register are selected, multiplied by 5 and converted to BCD for display. Two channel multiplexers B7, B18 and B19 on sheet 4 perform this upper/lower 12 bit selection. The output of these multiplexers drive the full adders B21, B26, B23, B27, B29, B24 and B25. These adders implement the multiply by 5 operation by a right shift 2 bits (multiply by 4) which is added to unshifted data. The adder outputs are thus scaled five times higher so that the data LSB now is weighted at 1 millivolt which is one-fifth of the weight of the Data Set A/D converter LSB (five millivolts). The MSB causes negative values to be complemented via exclusive or gates B6, B15 and B22. The adder output is routed to the binary to BCD conversion logic on sheet 5.

The 12 bit binary to BCD converter transforms the multiplied 16 bit binary value to a 5 digit BCD format for presentation to the data selection and display logic described in section 3.3 and 3.5. The converter operates as a parallel converter using 74185 binary to BCD converters in locations C7 through C29.

### 3.5 Display Logic

The logic and front panel display circuitry are depicted on sheet 3.

The data selected for display by the logic described in sections 3.3 and 3.4 is routed to an 8 channel, four bit multiplexer which sequentially scans the data on a digit by digit basis and converts the four BCD (or octal) data bits to a seven segment numeric LED drive format. The multiplexer consists of 9312 chips in locations D22, D23, D18 and D13 whose outputs are the 1, 2, 4 and 8 BCD bits respectively, which drive a 7447 BCD to seven segment decoder/driver on the display assembly pc board. The multiplexer 3 bit select lines are driven by counter D8 which is incremented by a 5 kHz (nominal frequency) oscillator D9. The 7 segment drive lines from the decoder are bussed to the segments of all eight LEDs. The LEDs are illuminated by switching transistors which sequentially switch on the LED anode voltage.

These transistors are driven by a 9301 l of 10 decoder in El8 which is also driven by the 74161 sequencing counter D8. The synchronous decode/drive and anode enable of these two sets of circuits sequentially illuminate the eight digit display. The decimal point of digit 5 is illuminated by El5 (A DTL 944 open collector power nand) when the display is used for analog data. The two leading (DS1 and DS2) and last (DS7) digits of the display are also blanked in the analog display mode. In the address mode digits 3 and 5 (DS3 and DS5) are blanked.

The numeric display LED segments have a rather heavy pulse current (limited by  $39 \ \Omega$ , and the LED, 7447 and transistor drops) which can perturb the L.O. system through high frequency harmonics of the digit scanning clock. The display power is filtered to subdue these harmonics by an LC "pi" filter mounted in the front portion of the data tap.

The 24 bit LED display (bits 23 through 0) displays the 24 bits stored in the Message Storage Register. Bits 23 and 0 are the MSB and LSB of the information bits respectively. This display is most convenient for display of binary or discrete states.

## 3.6 D/A Conversion Logic

When the Data Tap updates by trapping a new message in the process described above, the 24 bit message storage register (El, E2, E6, E7, Ell and El2) is parallel-loaded with the 24 bits of message information. Two digital-to-analog converters (on sheet 2) then convert the upper and lower halves of the stored data into equivalent analog voltages which are available at front panel BNC connectors and are also wired to the rear panel I/O connector.

The digital data stored in the Message Storage Register is 12 bits 2's complement format and is converted to offset binary by inversion of the MSB of each 12 bit byte.

Model A and B versions of the Data Tap use 12 bit D/A converters packaged on a detachable auxiliary chassis fastened to the module rails. The resolution of the DAC analog outputs is 5 millivolts/bit-identical to the Data Set, so that the range of the analog outputs is +10.235 to -10.240 volts corresponding to  $(2^{11} - 1) \times 5 \text{ mv}$  and  $2^{11} \times 5 \text{ mv}$  respectively (in 2's complement coding). The output impedance of these converters is 0.1  $\Omega$ , and they are capable of sourcing/sinking 5 MA. There are no provisions for changing the scaling of the DAC outputs; if scaling is required, it must be done in the recorder or meter circuitry and must be consistent with the DAC source impedance and current drive capabilities cited above. Data Taps serial numbers Al through B24 use this DAC configuration.

The other (Model C) DAC configuration uses 10 bit multiplying DACs which are packaged in 16 pin dip's. These DAC's, associated operational amplifiers and a DAC reference supply are mounted on the logic connector board along with the Data Tap logic circuitry. This DAC configuration was chosen as it uses less expensive DACs, eliminates a clumsy DAC packaging physique which makes maintenance access difficult and reduces Data Tap fabrication and assembly costs.

This DAC configuration has a resolution of 20 mV per bit which is adequate for the average strip chart recorder application. If higher resolution is required the older models may be used. The upper 10 data bits of the Message Storage Register are input to the DACs. The DACs are current devices and use external operational amplifiers to provide a voltage output. The DACs require an external reference voltage supply of -10 volts which is provided by the LM299H precision reference in D27 and AD741KN operational amplifier in E29. The DAC is configured for bi-polar (4 quadrant) operation, see the AD7520 Data Sheet in the back of this manual for details on the usage of this device. The source impedance and current capability of this DAC configuration are .15  $\Omega$  and 4.5 ma respectively.

#### 3.7 DAC and Binary-to-BCD Converter Alignment and Test

This section is based on Model C Data Taps, though Model A and B units may be aligned in a similar manner; however, all test points, voltage measurements and adjustments apply to Model C versions only.

The DAC and binary-to-BCD converter sections are aligned in a three step process - (a) alignment of the Reference Voltage Power Supply (RVPS) to establish a precision -10 V DAC reference voltage, (b) alignment of the associated operational amplifier circuits to compensate for offsets and establish full-scale gains, and (c) exercising the binary-to-BCD converter to determine proper operation. Refer to Figure 6 for test point and adjustment locations.

3.7.1 Reference Voltage Power Supply Alignment (Rev C Only)

The RVPS consists of an LM299H, a monolithic precision zener diode reference and an AD741KN OP AMP. The output of the LM299H at D27 is +6.95 V  $\pm$  2% and exhibits a long term stability of 20 parts per million/year insuring a stable precision reference. This +6.95 V is applied to the inverting input AD741KN at E29 and amplified to -10.000 V  $\pm$  10 mV. The gain is about 1.43 and fine adjusted by resistor E30-4, 5, 12.

Alignment of the RVPS is simply as follows:

is normal, fine trimming of the coarse gain resistor may be required as follows:

# FIGURE 6: DAC ALIGNMENT SCHEMATIC



Step 2 - Voltage > -10.000 V (i.e., -9.8) INCREASE
value of resistor at E30-6, 11.

Step 2 - Voltage < -10.000 V (i.e., -10.2) DECREASE
value of resistor at E30-6, 11.</pre>

Resistor E30-6, 11 should be trimmed in increments of 500 ohms so that the range of the gain trim-pot E30-4,5, 12 is not exceeded.

### 3.7.2 DAC and OP AMP Alignment

A message source (typically the Monitor and Control System Test Bench) is applied to either the Data Tap messege input or internally to the DAC digital inputs to produce a series of bit patterns corresponding to plus full-scale (+FS), minus full-scale (-FS) and center-scale (CS). These three conditions are essential to properly adjust the full scale gains and to compensate for offsets in the output amplifiers.

As discussed in paragraph 3.6, the input binary bit pattern is converted to offset binary by inversion of the MSB of each 12 bit byte by the Data Tap logic. Hence, the bit patterns used for this alignment differs depending upon where this digital data is introduced to the logic. Table 1 shows the bit patterns and the relationship to the analog output.

Table 1 is the complete alignment procedure for the Model C DAC circuitry and basically consists of the following steps:

- 1) Insuring ± 15 V input is acceptable
- 2) Selecting FS and coarse set GAIN ADJ for about +10.3 V and then zeroing offset error in the I OUT 2 amplifier
- 3) Selecting CS and zeroing offset error in I OUT 1 amplifier

## Cautions:

- 1. Do not remove or install the AD7520 DAC devices with power applied. The AD7520's are CMOS devices and should be handled accordingly.
- Do not use "live" antenna data for alignment bit-pattern standard;
   i.e., comparing Analog Display voltages to DVM reading on front panel BNC output jacks.
- 3. Do not perform this alignment prior to alignment of Ref. Voltage Power Supply.

		Correct	Input	<u>Test Point</u>		Adjustment		Figure	
Step	Test Function	Reading	Data	MUX	MUX +1	MUX	MUX +1	Ref.	
1.	Test +15 V input	+15.000 ± 50 mV	-	E26-15	E27-15				
	Test -15 V input	$-15.000 \pm 50 \text{ mV}$	-	E26-4	E27-4				
2.	Adjust GAIN	+10.3 V ± 0.1 V	+FS	E26-14	E27-14	E21-9,10	E22-9,10	(-) ADJ	
	Adjust OFFSET -2	0.000 V ± 5 mV	+FS	E26-10	E27-10	E21-1,3	E22-1,3	B-2 ADJ	
								A-4, TEST	
3.	Adjust OFFSET -1	0.000 V ± 1 mV	CS	E26-14	E27-14	E21-4,6	E22-4,6	G-3 ADJ	
				or	or			G-3 TEST	
4.	Adjust GAIN	-10.240 V ± 10 mV	-FS	MUX OUT	MUX +1	E21-9,10	E22-9,10	(-) ADJ	
				BNC	OUT BNC			8-3 TEST	
5.	Adjust GAIN	+10.220 V ±	+FS			E21-9,10	E22-9,10		
6.	Adjust OFFSET -1	0.000 V ± 1 mV	CS			E21-4,6	E22-4,6		
7.	Insure+FS =	+10.220 V ± 10 mV	+FS		ļ				
	+CS =	0.000 V ± 1 mV	CS						
	-FS =	-10.240 V ± 10 mV	-FS						

## Table 1 (Cont'd)

## Input Data Code States

## (12 Bit Byte Patterns)

····	+FS	l CS	-FS		
DATA TAP INPUT	011 111 111 111	000 000 000 000	100 000 000 000		
DAC DIGITAL INPUT	111 111 111 1×x	100 000 000 0XX	000 000 000 0xx		
(Offset Binary Code) MSB		MSB	MSB		
ANALOG OUTPUT	+10.220 V	0.000 V	-10.240 V		
	± 10 mV	± 1 mV	± 10 mV		

- 4) Selecting -FS and fine set GAIN ADJ for 10.240 V  $\pm$  10 mV
- 5) Selecting +FS and insuring output is + 10.220 V
   ± 10 mV and correct if necessary
- 6) Selecting CS and insuring output has remained zeroed (0.000 V  $\pm$  1 mV) and correct if necessary

Models A and B applicability: This alignment procedure may be utilized on A and B which use the CY2235 DAC. Use front-panel BNC analog output jacks for voltage monitoring. Adjustments for OFFSET and GAIN are marked on the CY2235 DAC assembly.

3.7.2 Binary to BCD Converter Tests (Applies to all models)

The binary to BCD Converter section is tested in a manner similar to the DAC alignment by introducing established bit patterns in the Message Storage Register (El, E2, E6 for MUX data and E7, Ell and El2 for MUX +1 data) to exercise the converter and check for proper operation.

As described in section 3.4, the Display Selector switch is placed in either the MUX or MUX +1 position to enable the converter, select the proper byte of the input message bits, and route the results in formatted form to the decimal LED display. The converter operation is tested by exercising the bits, one-by-one, to verify that the multiply by 5 and the array of 74185 binary-to-BCD converter devices are functioning.

A brief test is as follows:

	Display
Message Bit Pattern	(MUX or MUX +1 Position)
000 000 000 000	+ 0.000
000 000 000 001	+ 0.005
000 000 000 010	+ 0.010
000 000 000 100	+ 0.020
000 000 001 000	+ 0.040
000 000 010 000	+ 0.080
000 000 100 000	+ 0.160
000 001 000 000	+ 0.320
000 010 000 000	+ 0.640
000 100 000 000	+ 1.280
001 000 000 000	+ 2.560
010 000 000 000	+ 5.120
100 000 000 000 MSB	-10.240

This simplistic test will provide a confidence test of the logic; failure will require that the logic be tested in more detail to detect stuck bits. The multiply by 5 logic is tested first by setting in a single bit message in ascending order from a message state of 000 000 000 000. Each multiplication may be easily tested by examining the associated adder outputs.

When the multiplication logic operation has been verified the binary to BCD logic may be tested by repeating the ascending order single bit messages used above and examing the propagation of the converted code through the conversion tree. The 74185 chip algorithm is: a) examine the 3 most significant bits; if the sum is greater than 4, add 3 and

shift left 1 bit, b) otherwise, pass the data through unaltered. The reader is referred to logic data books for a more extensive discussion. The ascending order single bit messages will generally enable the stuck bit(s) to be isolated to a few chips. By examining the chip inputs and outputs the faulty chips may be identified by non-conformance to the above algorithm.

### 3.8 I/O Connector Pin Assignment

- J4-10 +5 Logic Power
- J4-34 Logic Common
- J4-16 +15 Volts
- J4-17 -15 Volts
- J4-42 Hi-Q ground
- J4-14 Central Buffer/SLC Data Input-Hi
- J4-15 Central Buffer/SLC Data Input-Return
- J4-26 Data Set Data Input (ground for use with LB/SLC)
- J4-38 Mux Analog Output
- J4-5 Mux +1 Analog Output
- J4-1 Hi/Lo Select, (ground for use with Data Set)

## 3.9 Test Point Connector Pin Assignments

J2 Pin	Logic Tie	Function					
1	D5-13	Message	Storage	Register	Bit	23,	(MSB)
2	D5-10	23	"	81		22,	
3	D5-6	81		11		21,	**
4	D5-3	10	**	11		20,	••
5	D10-13	11	**	44	10	19,	**
6	D10-10		**	••	**	18,	
7	D10-6			**	**	17,	**
8	D10-3	••	**	11	**	16,	
9	D15-13	u	**	11	**	15,	n
10	D15-10	**	**	47	**	14,	\$3
11	D15-6		••	11	**	13,	
12	D15-3	t1	**		**	12,	**
13	D20-13	••	*1	87	"	11,	**
14	D20-10	**	••	11	**	10,	**
15	D20-6	17	••	84	**	9,	**
16	D20-3	*1	*1	**	**	8,	
17	D25-13	**	88	•1	"	7,	87
18	D25-10		83	**	••	6,	**
19	D25-6	11	81	**	**	5,	11
20	D25-3		<b>8</b> 3	**	**	4,	••
21	D30-13	11	54	*1	**	3,	"
22	D30-10		ət		**	2,	**
23	D30-6				91	1,	71
24	D30-3	••	11	87	••	0,	(LSB)
25	N/U						
26	D29-3	Parity 1	Error Det	tect			
27	E25-9	Q Chara	cter Dete	ect			
28	E5-3	S Chara	cter Dete	ect			

<u>J2 Pin</u>	Logic Tie	Function
29	A26-2	LB/SLC Input
30	A30-3	Data Set Data, lo-true
31	E5-6	Input Shift Clock
32	N/U	
33	N/U	
34	N/U	
35	N/U	
36	N/U	
37	N/U	

## 4.0 DOCUMENTATION TREE

LED MTG BD ASS'Y	LED DISPLAY ASS'Y	D/A CONVERTER ASS'Y	IC MODULE PANEL	MECHANICAL PARTS		MASTER WIRE	E LIST	LOGIC DIAGRAMS	
Ass'y Dwg Cl3720P42	Ass'y Dwg D13720P33	Ass'y Dwg Cl3720P36	Ass'y Dwg-Cl3720P30 Ass'y BOM-Al3720Z6	Front Cover-B13050M34-1 Top Support-B13050M34-2		A13720W4 Re	ev B	F13720L38	
Ass'y BOM A13720Z13	Ass'y BOM Al3720Z12	Ass'y BOM A13720Z5		Bottom Support-B13050M34-3 Left Side Plate-B13050M35 Support Power-B13050M38 Cover Perf-B13050M40					
C13720M39	C13720M40	Support		Panel Rear-B13050M41					
Artwork B13720AB4	Artwork B13720AB8 LED DISPLAY SUB-ASS'Y	C13720M11 DUAL 12 BIT CONV PC BD	DIP HEADER SUB ASS'YS	Support Bottom-B13050M42 Rail Modification-C13720M9-1 Rail Modification-C13720M9-2 Rail Modification-C13720M10-1 Rail Modification-C13720M10-2 Spacer Rails-C13720M13 Guide Block-B13050M4 Engraved Panel-D13720M42 Spacer-B13720M47 Polarized Screen-B13720M8-1 Clear Filter-B13720M8-2	HAND WIRE LIST A13220W6 Rev B	MACHINE WIRING WIRE LIST DIAGRAM A13720W5 C13720W40 Rev B Rev B	CONNECTOR I/O LISTS		
	Ass'y Dwg Cl3720P34	Ass'y Dwg D13720P35	ASS'Y DWG ASS'Y BOM				C13720W40 Rev B	Al3720W7 Rev B	
	Ass'y BOM Al3720Zll	Ass'y BOM Al3720Z7	B13720P16A13720Z9 B13720P17A13720Z8 B13720P13A13720Z42	B13720P16A13720Z9 B13720P17A13720Z8 B13720P13A13720Z42					
	Drill Dwg Cl3720M34	g         Drill Dwg         B13720P29A13720Z45           4         C13720M35         B13720P14A13720Z10							
	Artwork	Artwork	·						

B13720AB7 C13720AB10

DATA TAP MODEL B

Top Ass'y Dwg - D13720P89

TOP BOM - A13721216










3.....

-Lamberry Co.





















T.

<u>a era 1900</u>














Ť

-----



#### 5.0 SPECIAL COMPONENT DATA SHEETS

# CMOS DEVICES 10 & 12 BIT MONOLITHIC MULTIPLYING D/A CONVERTERS

#### FEATURES

AD7520: AD7521: Linearity: Nonlinearity Tempco: Low Power Dissipation: Current Settling Time: Feedthrough Error: TTL/DTL/CMOS Compatible 10 Bit Resolution 12 Bit Resolution 8, 9 and 10 Bit 2 ppM of FSR/°C 20 mW 500 ns 1/2 LSB @ 100 kHz



#### FUNCTIONAL DIAGRAM



#### PIN CONFIGURATION



Route 1 Industrial	Park; P.O.Box 280;	Norwo	od, Mass. 02062
Tel: 617/329-4700		TWX:	710/394-6577
West Coast	Mid-West		Texas
213/595-1783	312/894-3300		214/231-5094

#### GENERAL DESCRIPTION

The AI)7520 (AD7521) is a low cost, monolithic 10-bit (12-bit) multiplying digital-to-analog converter packaged in a 16-pin (18-pin) DIP. The devices use advanced CMOS and thin film technologies providing up to 10-bit accuracy with TTL/DTL/CMOS compatibility.

The AD7520 (AD7521) operates from +5V to +15V supply and dissipates only 20 mW, including the ladder network.

Typical AD7520 (AD7521) applications include: digital/ analog multiplication, CRT character generation, programmable power supplies, digitally controlled gain circuits, etc.

#### ORDERING INFORMATION

	Temperature Range							
Nonlinearity	0 C to +70 C	25°C to +85°C	-55°C to +125°C					
0.2% (8-Bit)	AD7520JN	AD7520JD	AD7520SD					
	AD7521JN	AD7521JD	AD7521SD					
0.1% (9-Bit)	AD7520KN	АD7520KD	AD7520TD					
	AD7521KN	Аd7521KD	AD7521TD					
0.05% (10·Bit)	AD7520LN	AD7520LD	AD7520UD					
	AD7521LN	AD7521LD	AD7521UD					

#### PACKAGE IDENTIFICATION

Suffix D: Ceramic DIP package

Suffix N: Plastic DIP package

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### Structure acted H

		Y	· · · · · ·	······································	T	· · · · · · · · · · · · · · · · · · ·	······································	····
PARAM	ETER	AD7520	AD7521	UNITS	LIMIT	TEST CO	NDITIONS	FIG.
DC ACCURACY (No	te 1)				1	1		†
Resolution		10	12	Bits	1			
Nonlinearity	1	1	<b></b>	<u>+</u>	<u> </u>	+		<u> </u>
	S	0.2 (8	Bit)	"wof FSR	Max	1		5
	К	· · · ·		1	1	S, T, U: over = 5:		
	т	0.1 (9	Bit)	"# of FSR	Max			5
	L					$\int -10V \leq V_{REF}$	≈+10V	
	<u> </u>	0.05 (1	0 Bit)	% of FSR	Max	ļ		5
Nonlinearity Tempco		+	2	PPM of FSR/ C	Max	-		ł
Gain Error (Note 2)		0.	3	% of FSR	Тур	-10V SV4FF	≤+10V	ļ
Gain Error Tempco (N	Note 2)	1	0	PPM of FSR/"C	Max			
Output Leakage Curre	ent (either output)	20	0	<u>nA</u>	Max	Over specified te	mperature range	
Power Supply Rejecti	on	5	0	PPM of FSR/%C	Тур			6
AC ACCURACY					[	To 0.05% of FS	5R	
Output Current Settli	ng Time	50	0	ns	Тур	All digital inputs	low to high	10
		L				and high to low		
Feedthrough Error			0	mVpp	Max	VREF = 20 V pp, 100 kHz		9
	<u> </u>					All digital inputs	ilow	
REFERENCE INPUT		5 k			Min			
Input Resistance (Not	Input Resistance (Note 4)		) k	Ω	Тур	4		
		20 k			Max	1		
ANALOG OUTPUT		120				<u>_</u>		
Output Canaditanua		120		pr 	Тур	All digital inputs high		8
Output Capacitance		3		pF	Тур			
		3	/	pF	Tvp	All digital inputs	low	8
	10UT 2	12	·	pr	Тур			
Output Noise (both o	utputs)	Equivalent Johnsor	to 10 kΩ i noise		Тур			7
DIGITAL INPUTS (N	ote 3)							
Low State Threshold		0	ĸ	v	Max	ł		
High State Threshold	<u> </u>	2.4		v	Min	Over considered to		
Input Current (low to	high state)		<u> </u>	·· A	Typ	over specified te	operature range	
Input Coding		Bina	r\/	<u> </u>	Тур	Evo Tables 1 8. 2		
						See Tables T & 2	on page o	
POWER REQUIREME	NTS	_						
Power Supply Voltage	Range	+5 to	+15	V				
1DD			5	nA	Тур	All digital inputs at GND		
Trank Diation (In 1			2	mA	Max All digital inputs		high or low	
Total Dissipation (Inc	uding ladder)	20	)	mW	Тур			
PRICE (100-499)		AD7520	JN	\$12.00	А	.D7521 IN	\$15.00	
	8 BIT	AD7520	GL	17.00	A	D75211D	20.00	
		AD7520	SD	33.00	A	D7521SD	37.00	
		AD7520	KN	\$16.25	Α	D7521KN	\$10.25	
	9 BIT	AD7520	кD	25.00	A	AD7521KD 319.		
		AD7520	TÐ	49.00	A	D7521TD	53.00	
		AD7520	LN	\$22.00	A	D7521LN	\$25.00	
	10 BIT	AD7520	LD	33.00		D75211.D	36.00	
			UD	69.00	AD7521UD 7		73.00	

#### NOTES:

Full scale range (FSR) is 10V for unipolar mode and ±10V for bipolar mode.
 Using the internal RFEEDBACK
 Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
 Ladder and feedback resistor tempco is approximately -150ppM/°C.

## SPECIFICATIONS

#### ABSOLUTE MAXIMUM RATINGS

$(T_A = 25^{\circ}C \text{ unless otherwise not})$	ote	:d)	)			
V <sub>DD</sub> (to Gnd)						+17 V
VREF (to Gnd)						±25 V
Digital Input Voltage Range						VDD to Gnd
Output Voltage (Pin 1, Pin 2) Power Dissipation (package)	•	•	•	•	•	100mV to VDE
up to +75°C derates above +75°C by	•		•	•	•	

Operating Temperature	
JN, KN, LN Versions	
JD, KD, LD Versions	
SD, TD, UD Versions	
Storage Temperature	

#### CAUHON

- 1. Do not apply voltages higher than  $V_{DD}$  or less than GND potential on any terminal except  $V_{REF}$ .
- The digital control inputs are zener protected, however, permanent damage may occur on unconnected units under high energy electrostatic fields. Keep unused units in conductive foam at all times.

### TYPICAL PERFORMANCE CURVES



FIG. 1. SUPPLY CURRENT VS. SUPPLY VOLTAGE



FIG. 3. OUTPUT CURRENT BANDWIDTH



FIG. 2. SUPPLY CURRENT VS. TEMPERATURE



FIG. 4. OUTPUT CURRENT SETTLING TIME VS DIGITAL INPUT VOLTAGE

### TEST CIRCUITS

Note: The following test circuits apply for the AD7520. Similar circuits can be used for the AD7521.

#### **DC PARAMETERS**







AC PARAMETERS



FIG. 7. NOISE



FIG. 9. FEEDTHROUGH ERROR



FIG. 8. OUTPUT CAPACITANCE



FIG. 10. OUTPUT CURRENT SETTLING TIME

## TERMINOLOGY

- NONLINEARITY: Error contributed by deviation of the DAC transfer function from a best straight line function. Normally expressed as a percentage of full scale range. For a multiplying DAC, this should hold true over the entire V<sub>REF</sub> range.
- RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of  $(2^{-n})$  (V<sub>REF</sub>). A bipolar converter of n bits has a resolution of  $[2^{-(n-1)}]$ [V<sub>REF</sub>]. Resolution in no way implies linearity.
- SETTLING TIME: Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., 0 to Full Scale.

- GAIN: Ratio of the DAC's operational amplifier output voltage to the input voltage
- FEEDTHROUGH ERROR: Error caused by capacitive coupling from V<sub>REF</sub> to output with all switches OFF.
- OUTPUT CAPACITANCE: Capacity from IOUT 1 and IOUT 2 terminals to ground.
- OUTPUT LEAKAGE CURRENT: Current which appears on I<sub>OUT1</sub> terminal with all digital inputs LOW or on I<sub>OUT2</sub> terminal when all inputs are HIGH.

## **CIRCUIT DESCRIPTION**

#### GENERAL CIRCUIT INFORMATION

The AD7520 (AD7521), a 10-bit (12-bit) multiplying D/A converter, consists of a highly stable thin film R-2R ladder and ten (twelve) CMOS current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in figure 11. An inverted R-2R ladder structure is used – that is, the binarily weighted currents are switched between the  $1_{OUT,1}$  and  $1_{OUT,2}$  bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.



#### (Switches shown for Inputs "High") FIG. 11. AD7520 (AD7521) FUNCTIONAL DIAGRAM

One of the CMOS current switches is shown in figure 12. The geometries of devices 1, 2 and 3 are optimized to make the digital control inputs DTL/TTL/CMOS compatible over the full military temperature range. The input stage drives two inverters (devices 4, 5, 6 and 7) which in turn drive the two output N-channels. The "ON" resistances of the first six switches are binarily scaled so the voltage drop across each switch is the same. For example, switch-1 of figure 12 was designed for an "ON" resistance of 20 ohms, switch-2 of 40 ohms and so on. For a 10 V reference input, the current through switch 1 is 0.5 mA, the current through switch 2 is 0.25 mA, and so on, thus maintaining a constant 10 mV drop across each switch. It is essential that each switch voltage drop be equal if the binarily weighted current division property of the ladder is to be maintained.



#### FIG. 13. AD7520 (AD7521) EQUIVALENT CIRCUIT-ALL DIGITAL INPUTS LOW

#### EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuits for all digital inputs high and all digital inputs low are shown in figures 13 and 14. In figure 13 with all digital inputs low, the reference current is switched to  $I_{OUT}$  2. The current source  $I_{LEAKAGE}$  is composed of surface and

junction leakages to the substrate while the  $\frac{1}{1024} \left( \frac{1}{4096} \right)$ 

current source represents a constant 1-bit current drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N channel switch is 120pF, as shown on the  $I_{OUT}$  2 terminal. The "OFF" switch capacitance is 37 pF, as shown on the  $I_{OUT}$  1 terminal. Analysis of the circuit for all digital inputs high, as shown in figure 14, is similar to figure 13; however, the "ON" switches are now on terminal  $I_{OUT}$  1, hence the 120 pF at that terminal.





FIG. 12. CMOS SWITCH

FIG. 14. AD7520 (AD7521) EQUIVALENT CIRCUIT-ALL DIGITAL INPUTS HIGH

### APPLICATIONS

#### UNIPOLAR BINARY OPERATION

igure 15 shows the circuit connections required for unipolar operation using the AD7520. Since  $V_{REF}$  can assume either positive or negative values, the circuit is also lipable of 2-quadrant multiplication. The input code/outut range table for unipolar binary operation is shown in Table 1.



#### FIG. 15. UNIPOLAR BINARY OPERATION (2-QUADRANT MULTIPLICATION)

#### ero Offset Adjustment

- 1. Tie all digital inputs to the AD7520 (AD7521) to GND potential.
- Adjust the offset trimpot on the output operational amplifier for 0 V ± 1 mV at V<sub>OUT</sub>.

#### Gain Adjustment

- 1. Tie all digital inputs to the AD7520 (AD7521) to the +15V supply.
- 2. To increase V<sub>OUT</sub>, place a resistor R in series with the amplifier output terminal and R<sub>FEEDBACK</sub> of the AD7520 (AD7521). (R=0 to 500Ω)
- To decrease V<sub>OUT</sub>, place a resistor R in series with V<sub>REF</sub>. (R=0 to 500Ω)

 TABLE 1

 CODE TABLE – UNIPOLAR BINARY OPERATION

DIGITAL INPUT	ANALOG OUTPUT
1111111111	-V <sub>REF</sub> (1 - 2 <sup>-10</sup> )
1000000001	$-V_{RFF}(1/2+2^{-10})$
1000000000	$\frac{-V_{REF}}{2}$
0111111111	-V <sub>REF</sub> (1/2 - 2-10)
000000001	-V <sub>REF</sub> (2-10)
0000000000	0

NOTE: 1 LSB = 2-18 VREF

#### IPOLAR (OFFSET BINARY) OPERATION

Figure 16 illustrates the AD7520 connected for bipolar operation. Since the digital input can accept bipolar numbers nd  $V_{REF}$  can accept a bipolar analog input, the circuit can berform a 4-quadrant multiplying function. Input coding is offset binary (modified 2's complement) as shown in Table 2.

 TABLE 2

 CODE TABLE - BIPOLAR (OFFSET BINARY) OPERATION

DIGITAL INPUT	ANALOG OUTPUT
1111111111	·V <sub>REF</sub> (1 - 2 <sup>-9</sup> )
100000001	-V <sub>REF</sub> (2-*)
1000000000	0
011111111	V <sub>REF</sub> (2 <sup>-9</sup> )
0000000001	V <sub>REF</sub> (1 - 2 <sup>-9</sup> )
0000000000	V <sub>REF</sub>

NOTE: 1 LSB = 2 \* VREF

When a switch's control input is a logical "1", that switch's current is steered to  $I_{OUT | 1}$ , forcing the output of amplifier =1 to

$$V_{OUT} = -(I_{OUT 1})(10k)$$

where 10k is the value of the feedback resistor.

A logical "0" on the control input steers the switch's current to  $1_{OUT 2}$ , which is terminated into the summing junction of amplifier #2. Resistors R1 and R2 need not track the internal R-2R circuitry; however, they should closely match each other to insure that the voltage at amplifer #2's output will force a current into R2 which is equal in magnitude but opposite in polarity to the current at  $1_{OUT 2}$ . This creates a push-pull effect which halves the resolution but doubles the output range for changes in the digital input.

With the MSB a logic "1" and all other bits a logic "0", a 1/2 LSB difference current exists between I<sub>OUT 1</sub> and I<sub>OUT 2</sub>, creating an offset of 1/2 LSB. To shift the transfer curve to zero, resistor R-9 is used to sum 1/2 LSB of current into the I<sub>OUT 2</sub> terminal.

**Offset** Adjustment

- 1. Make V<sub>REF</sub> approximately +10 V.
- 2. Tie all digital inputs to +15 V (logic "1").
- 3. Adjust amplifier #2 offset trimpot for 0 V ±1 mV at amplifier #2 output.
- 4. Tie MSB (Bit-1) to +15 V, all other bits to ground
- 5. Adjust amplifier #1 offset trimpot for 0 V ± 1 mV at VOUT.

#### Gain Adjustment

Gain adjustment is the same as for unipolar operation.



FIG. 16. BIPOLAR OPERATION (4-QUADRANT MULTIPLICATION)

#### DYNAMIC PERFORMANCE CHARACTERISTICS

HIGHI

The following circuits and associated waveforms illustrate the dynamic performance which can be expected using some



FIG. 17. DAC CIRCUIT USING AD741J



FIG. 19. DAC CIRCUIT USING AD518K



FIG. 21. DAC CIRCUIT USING AD505J



FIG. 23. DAC CIRCUIT USING AD509K

AD505J

Small Signal Bandwidth: 1.0MHz

2045

1.0 MHz

6.0µs

2.0µs



2.5µs



FIG. 18. OUTPUT WAVEFORM

1µs/DIV



FIG. 20. OUTPUT WAVEFORM

1µs/DIV



FIG. 22. OUTPUT WAVEFORM



FIG. 24. OUTPUT WAVEFORM

commonly available IC amplifiers. All settling times are to 0.05% of 10 V.

### APPLICATIONS

ANALOG/DIGITAL DIVISION

With the AD7520 connected in its normal multiplying configuration as shown in figure 15, the transfer function is

$$V_0 = -V_{1N} \left( \frac{A_1}{2^1} + \frac{A_2}{2^2} + \frac{A_3}{2^3} + \cdots + \frac{A_n}{2^n} \right)$$

where the coefficients  $A_x$  assume a value of 1 for an ON bit nd 0 for an OFF bit.

By connecting the DAC in the feedback of an operational amplifier, as shown in figure 25, the transfer function becomes

$$V_{i} = \left(\frac{-V_{1N}}{\frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \frac{A_{3}}{2^{3}} + \cdots + \frac{A_{n}}{2^{n}}}\right)$$

This is division of an analog variable  $(V_{1N})$  by a digital word. With all bits off, the amplifier saturates to its bound, since division by zero isn't defined. With the LSB (Bit-10) ON, the gain is 1024. With all bits ON, the gain is 1 (±1 LSB).





## MECHANICAL INFORMATION



1. Lead no. 1 identified by dot or notch. 2. Dimensions in millimeters (inches).

#### AD7520 16 PIN PLASTIC DIP

**OUTLANE DIMENSIONS** 

#### BONDING DIAGRAM



1. Lead no. 1 identified by dot or notch. 2. Dimensions in millimeters (inches).



#### **18 PIN CERAMIC DIP**



1. Lead no. 1 identified by dot or notch. 2. Dimensions in millimeters (inches).

#### AD7521 18 PIN PLASTIC DIP



Lead no. 1 identified by dot or notch.
 Dimensions in millimeters (inches).

#### **BONDING DIAGRAM**



### BINARY DIGITAL TO ANALOG CONVERTER MODELS CY2035, CY2135, CY2235

#### DESCRIPTION

The CY2035 (8 Bit), CY2135 (10 Bit), and CY2235 (12 Bit), Digital to analog Converter Series features a combination of linearity, temperature stability, and settling time compatible with moderate environment operational requirements, at the LOWEST POSSIBLE COST.

Use of stable thin film resistor networks, high quality reference devices and low drift operational amplifiers in CYCON proprietary circuitry offers the user the most economical solution where reliability and long term stability are important requirements.

This economical series of D/A converters is exceptionally suited for high quantity DAC applications. Typical examples include: precise generation of non-linear functions, digitally programmed power supplies, and replacing a ralog sample/hold circuits in multiple channel closed loop process control systems.

The Series is size and pin compatible with the CYCON CY2X36 and CY2X37 Series of DAC's, and features the same high quality modular construction techniques.

#### FEATURES

- INEXPENSIVE a significant breakthrough in price/performance ratio.
- LOW LINEARITY DRIFT 0.0005% per °C over full operational temperature range.
- LOW ZERO OFFSET DRIFT improved design provides greatly reduced offset drift over full operational temperature range.
- INTERNAL/EXTERNAL REFERENCE User selectable by jumper wire. Internal reference available for external use.
- 3 OUTPUT RANGES ±10V, 0-10V, or ±5V are standard options by simply jumpering pins.
- FULL SCALE AND ZERO OFFSET ADJUSTABLE externally fine trimable for improved accuracy.
- PARALLEL INPUT DTL/TTL compatible, one line per bit, one TTL load per line. Straight binary or offset binary options.
- RUGGED CONSTRUCTION ~ Encapsulated module designed for DIP IC compatibility. High quality brass, gold plated pins on .1" centers.

#### TECHNICAL DATA - JANUARY, 1972







### **OPERATIONAL CHARACTERISTICS**

FULL SCALE OUTPUT VOLTAGE RANGES (user selectable by jumper)	0V to +10V, Straight Binary Code -5V to +5V, Offset Binary Code -10V to +10V, Offset Binary Code
OUTPUT LOAD, rated specifications (short Circuit proof)	$R_L \ge 2K_n$ , $C_L \le 1000  m pf$
OUTPUT IMPEDANCE (DC)	≤ 0.1 ohm
REFERENCE OUTPUT	+10.08V nominal at 5mA
INPUT LOGIC LEVELS	TTL/DTL compatible, 8, 10 or 12 parallel bits V <sub>H</sub> = Logical "1", +2.1V to +5.5V V <sub>L</sub> = Logical "0", 0V to +0.7V
DATA LOADING	1 TTL Load/Line
TEMPERATURE RANGE Rated Specifications Operational Storage	ውር to +7ውር −25℃ to +85℃ −55℃ to +10ውር
POWER REQUIREMENTS	+15V ±5% at 30mA -15V ±5% at 20mA + 5V ±5% at 80mA

SPECIFICATIONS ( $T_A = 25^{\circ}C$ unless otherwise noted)									
MODEL	NUMBER	CY2035	CY2135	CY 2235					
RESOLUTION (Binary Bits	s)	8	10	12					
SETTLING TIME in µs (to	±0.05% of full scale, 0 to +10V)	20	20	20					
LINEARITY in percent of	full scale: (at 25°C) (at 0°C to +70°C)	0.2 0.25	0.05 0.075	0.0125 0.0375					
ZERO OFFSET in percent	of full scale <sup>(1)</sup>	0.2	0.05	0.05					
SCALE FACTOR (GAIN)	ERROR in percent of reading <sup>(1)</sup>	0.2	0.1	0.1					
ZERO DRIFT in percent of	full scale per °C from 0°C to +70°C	0.005	0.002	0.002					
SCALE FACTOR (GAIN) I with Internal Referen with External Referen	DRIFT in percent of reading per °C from 0°C to +7 ce ice	ውር 0.005 0.003	0.005 0.003	0.004 0.002					
LONG TERM STABILITY	in percent of full scale: Per 1000 hours Per Year	0.1 0.3	0.05 0.1	0.05 0.1					
PRICE	1 - 24		29 00	4900					
	25-99								
FOB Sunnyvale, Californi	a – Prices subject to change without notice								

zero and scale factor.



# ANALOG

## Lowest Cost High Accuracy IC Op Amps

#### FEATURES

Precision Input Characteristics Low  $V_{0S}$ : 0.5mV max (L) Low  $V_{0S}$  Drift:  $5\mu V/^{\circ}C$  max (L) Low  $I_{0S}$ : 50A max (L) High CMRR: 90dB min (K, L) High Output Capability  $A_{0I} = 25,000$  min,  $1k\Omega$  load (J, S)  $T_{min}$  to  $T_{max}$   $V_0 = \pm 10V$  min,  $1k\Omega$  load (J, S) Low Cost (100 pieces) AD741J \$1.25

AD741K	\$2.25
AD741L	\$6.00
AD741S	\$3.30

#### GENERAL DESCRIPTION

The Analog Devices AD741J, AD741K, AD741L and AD741S are specially tested and selected versions of the popular AD741 operational amplifier. Improved processing and additional electrical testing guarantee the user precision performance at a very low cost. The AD741J, K and L substantially increase overall accuracy over the standard AD741C by providing maximum limits on offset voltage drift, and significantly reducing the errors due to offset voltage, bias current, offset current, voltage gain, power supply rejection, and common mode rejection (see Error Analysis). For example, the AD741L features maximum offset voltage drift of 5µV/°C, offset voltage of 0.5mV max, offset current of 5nA max, bias current of 50nA max, and a CMRR of 90dB min. The AD741S offers guaranteed performance over the extended temperature range of -55°C to +125°C, with max offset voltage drift of  $15\mu V/^{\circ}C$ , max offset voltage of 4mV, max offset current of 25nA, and a minimum CMRR of 80dB.

#### HIGH OUTPUT CAPABILITY

Both the AD741J and AD741S offer the user the additional advantages of high guaranteed output current and gain at low values of load impedance. The AD741J guarantees a minimum gain of 25,000, swinging ±10V into a 1k $\Omega$  load from 0°C to +70°C. The AD741S guarantees a minimum gain of 25,000, swinging ±10V into a 1k $\Omega$  load from -55°C to +125°C.

All devices feature full short circuit protection, high gain, high common mode range, and internal compensation. The AD741J, K and L are specified for operation from 0°C to +70°C, and are available in both the TO-99 and mini-DIP packages. The AD741S is specified for operation from  $-55^{\circ}$ C to +125°C, and is available in the TO-99 package.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third sparties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



#### **GUARANTEED ACCURACY**

The vastly improved performance of the AD741J, AD741K, AD741L and AD741S provides the user with an ideal choice when precision is needed and economy is a necessity. An error budget is calculated for all versions of the AD741 (see page 3); it is obvious that these selected versions offer substantial improvements over the industry-standard AD741C and AD741. A typical circuit configuration (see Figure 1) is assumed, and the various errors are computed using maximum values over the full operating temperature range of the devices. The results indicate a factor of 8 improvement in accuracy of the AD741L over the AD741C, a factor of 5 improvement using the AD741K, and a factor of 2.5 improvement using the AD741J. The AD741S, similarly, achieves a factor of 3.5 improvement over the standard AD741. Note that the total error has been determined as a sum of component errors, while in actuality, the total error will be much less. Also, while the circuit used for the error analysis is only one of a multitude of possible applications, it effectively demonstrates the great improvement in overall 741 accuracy achievable at relatively low cost with the AD741J, K, L or S.



Figure 1. Error Budget Analysis Circuit

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062 Tel: 617/329-4700 TWX: 710/394-6577

## **SPECIFICATIONS** (typical @ +25°C and ±15VDC, unless otherwise specified)

MODEL	AD741J	AD741K	AD741L	AD741S
OPEN LOOP GAIN $R_L = 1k\Omega, V_0 = \pm 10V$ $R_L = 2k\Omega, V_0 = \pm 10V$ Over Temp Range, Train to Trans	50,000 min (200,000 typ)	50,000 min (200,000 typ)	50,000 min (200,000 typ)	•
same loads as above	25,000 min	•	•	•
OUTPUT CHARACTERISTICS				
Voltage $@$ R <sub>L</sub> = 1k $\Omega$ , T <sub>min</sub> to T <sub>max</sub>	±10V min (±13V typ)			•
Short Circuit Current	25mA	±10v min (±13v typ)	$\pm 100$ min ( $\pm 130$ typ)	•
FREQUENCY RESPONSE				
Unity Gain, Small Signal	1MHz	•	•	•
Full Power Response	10kHz	•	•	•
Slew Rate, Unity Gain	0.5V/µsec	•	•	•
INPUT OFFSET VOLTAGE				
Initial, $R_S \leq 10 k\Omega$ (adjustable to zero)	3mV max (1mV typ)	2mV max (0.5mV typ)	0.5mV max (0.2mV typ)	2mV max (1mV typ)
Avg vs Temperature (untrimmed)	4mV max	3 mV max	1 mV max	
vs Supply. This to They	$100\mu$ V/V max $(30\mu$ V/V typ)	$15\mu V/C \max(6\mu V/C typ)$ $15\mu V/V \max(5\mu V/V typ)$	$5\mu V/C \max (2\mu V/C typ)$ 15 $\mu V/V \max (5\mu V/V typ)$	$15\mu V C \max (6\mu V C typ)$
INPLIT OFFSET CUPPENT				
Initial	50nA max (5nA typ)	10nA max (2nA tyn)	5nA max (2nA typ)	10n A max (2n A tun)
Tmin to Tmax	100nA max	15nA max	10nA max	25nA max
Avg vs Temperature	0.1nA/°C	0.2nA/°C max (0.02nA/°C typ)	$0.1 \text{ nA/}^{\circ}\text{C} \text{ max} (0.02 \text{ nA/}^{\circ}\text{C} \text{ typ})$	$0.25 n A/^{\circ} C max (0.1 n A/^{\circ} C typ)$
INPUT BIAS CURRENT	······································			
Initial	200nA max (40nA typ)	75nA max (30nA typ)	50nA max (30nA typ)	75nA max (30nA typ)
T <sub>min</sub> to T <sub>max</sub>	400nA max	120nA max	100nA max	250nA max
Avg vs Temperature	0.6nA/°C	1.5nA/°C max (0.6nA/°C typ)	1nA/°C max (0.6nA/°C typ)	2nA/°C max (0.6nA/°C typ)
INPUT IMPEDANCE				
Differential	1ΜΩ	2ΜΩ	2ΜΩ	2ΜΩ
INPUT VOLTAGE RANGE (Note 1)				
Differential, max safe	±30V	•	•	•
Common Mode, max safe	±15V	•	•	•
Common Mode Rejection, $P_0 \leq 10kQ$ T is to T Vi = ±12V				
$RS = 10RS2, T_{min} to T_{max}, v_{in} = 112v$			yoas min (100as typ)	•
POWER SUPPLY	±1617	•	•	
Operating	+13* +(5 to 18)V	+(5 +0 22)	+(5 to 22))/	+(5 *0 22))/
Current, Quiescent	3.3mA max (2.0mA tvp)	2.8  mA max (1.7  mA typ)	2.8 mA max (1.7 mA typ)	2.8  mA max (2.0  mA rvn)
TEMPERATURE RANGE				
Operating, Rated Performance	0°C to +70°C	•	•	$-55^{\circ}$ C to $+125^{\circ}$ C
Storage	-65°C to +150°C	•	•	•

. •

Note 1: For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

\*Specifications same as AD741J.

Specifications subject to change without notice.



			ERI	ROR BU	DGET A	NALYS	IS					
	AD74	AD741] AD741K		AD741L		AD741		AD7415				
PARAMETER	SPEC	ERROR 70°C)	SPEC (0°C to	ERROR +70°C)	SPEC (0°C to +	ERROR 70°C)	SPEC (0°C to	ERROR +70°C)	SPEC (-55°C to	ERROR +125°C)	SPEC (-55°C to	ERROR +125°C
Gain (Error = 10V <sub>in</sub> /G)	15,000	660µV	25,000'	400µV	25.000	400µV	25,000	400µV	25,000	400μV	25,000°	400µV
16 (Error = 16 x resistor mismatch)	800nA	160µV	400n.A	80µV	120nA	24µV	100nA	20µV	1500nA	300µV	250nA	50µV
$l_{os}$ (Error = $l_{os} \ge 10k\Omega$ )	300nA	3000µV	100nA	1000µV	15nA	150µV	10nA	100µV	500nA	5000µV	25nA	250µV
$\Delta V_{os} / \Delta \gamma \ (Error = \Delta V_{os} / \Delta \gamma \times \Delta \gamma)$	25µV/°C²	1125µV	20µ√/°C	900µV	۱۶µV/°C	675µV	\$µV/°C	225µV	25µV/°C²	2500µV	15µV/°C	1500µV
CMRR (Error = IOV/CMRR)	70d8	3300µV	80dB	1000µV	9018	330µV	90dB	330µV	70dB	3300µV	80dB	1000µV
PSRR (assume a 15% power supply variation)	150µV/V	450µV	100µV/V	300µV	15µV/V	45µV	15µV/V	45µV	150µV/V	450µV	100µV/V	300µV
TOTAL		8.7mV		3.7mV		1.6mV		1.1mV		12.0mV		3.5mV
PRICE (100 pieces)	\$1,00		\$1.25		\$2.25		\$6.00		\$2.00		\$3.30	

<sup>1</sup> AD741] and AD741S...Open Loop Gain is guaranteed with a 1k $\Omega$  load. <sup>2</sup> AD741C and AD741.. $\Delta V_{0s}/\Delta T$  is not guaranteed (for complete specifications, contact the factory for data sheet).



Max Equivalent Input Offset Figure 2. Drift vs. Source Resistance



Figure 3. Input Bias Current vs. Temperature



Figure 4. Common Mode Rejection vs. Frequency

#### **INPUT CHARACTERISTICS**



Figure 5. Input Noise Voltage vs. Frequency



Figure 6. Input Noise Current vs. Frequency



Figure 7. Broadband Noise vs. Source Resistance

#### **OUTPUT CHARACTERISTICS**

The AD741J and AD741S are specially selected for high output current capability. High efficiency output transistors, thermally balanced chip design and precise short circuit current control insure against gain degradation at high current levels and temperature extremes. The AD741J guarantees a minimum gain of 25,000, swinging ±10V into a 1k $\Omega$  load from 0°C to +70°C. The AD741S guarantees minimum gain of 25,000, swinging ±10V into a 1k $\Omega$  load from -55°C to +125°C. The AD741K and AD741L are guaranteed with the standard 2k $\Omega$  load.



Figure 8. Output Voltage Swing vs. Frequency



Figure 9. Output Voltage Swing vs. Load Resistance



Figure 10. Open Loop Gain vs. Frequency

#### BONDING DIAGRAM

All versions of the AD741 are available in chip or wafer form, fully tested at +25°C. Because of the critical nature of using unpackaged devices, it is suggested that the factory be contacted for specific information regarding price, delivery and testing.



#### **CONNECTION DIAGRAMS**

(Top View)



(H package)

(N package)

#### PHYSICAL DIMENSIONS (In Inches)



MIL-STANDARD-883 The AD741S is available with 100% screening to MIL-STD-883, Method 5004, Class A, B, or C. Consult the factory for pricing and delivery.

#### **ORDERING GUIDE**

MODEL	TEMP. RANGE	ORDER NUMBER	PRICE (1—24)	PRICE (25—99)	PRICE (100—999)
AD741K	0°C to +70°C	AD741K*	\$3.40	\$2.70	\$2.25
AD741L	0°C to +70°C	AD741L*	\$9.00	\$7.20	\$6.00
AD741S	-55°C to +125°C	AD741SH	\$4.95	\$4.00	\$3.30

\*Add Package Type Letter; H = TO-99, N = Mini-DIP.

## Motorola K1100A Crystal Clock Orcillator 30 MHz 250 KHz to 20 MHz

.815" x .515" AREA .200" SEATED HEIGHT DUAL IN-LINE SPACING WIDE FREQUENCY RANGE +5V dc INPUT TTL COMPATIBLE OUTPUT ±.01% STABILITY



### Features

■ HIGH DENSITY PACKAGING takes up only .815" x .515" on a circuit board, and its seated height of .200" lets you use standard logic boards with no loss of spacing. Can be soldered directly to the PCB or mounted in a DIP socket, according to your production needs.

■ TTL COMPATIBLE—uses standard +5V dc input, drives standard TTL logic, fan out of 10.

■ ±0.01% FREQUENCY STABILITY —over the range of  $0^{\circ}$ C to  $70^{\circ}$ C, suitable for most applications in data communication logic timing. This specification is inclusive of calibration tolerance, stability vs. input voltage change, stability vs. load change, aging, and stability vs. shock and vibration.

RUGGED, RELIABLE — maximum reliability at minimum cost is the result of combining two of Motorola's fields of experience: quartz crystal technology and thick film hybrid integrated circuit processing. Mass automated production techniques assure volume production. Gold plating of all crystals and Class 100 clean room processing testify that no short cuts are taken that might diminish reliability. Environmental testing proves the effectiveness of the rugged design for those applications in which shock and vibration are common hazards.

SOUR TIMING NEEDS IN ON PACKAGE — The K1100A oscillate uses essentially the same components to generate any discrete fr quency from 250 kHz to 20 MHz; on the frequency-determining elements and laser-trim settings change. The manufacturing savings inherent this design are passed on to you, sir plifying your make vs. buy decision. You can divert engineering manhours from oscillator design to equi ment or system design, saving chr nological time as well. And with a packaged oscillator, you eliminate source-hunting and source-qualifying for its components, cut down on ( rect labor for parts insertion, cut down on overhead costs for Receiv ing, Incoming Inspection, Purchasir and Accounts Payable.

■ COMPLETE PROCESS CONTROL. —Motorola is the only totally in grated manufacturer of quartz f quency control devices. Full control of all the processes from growing sawing, lapping, and finishing quart to combining it with other comp nents into an electronic product CRYSTAL CLOCK OSCILLATORS.



KTIOOA CRYITAL CLOCK OJCIILATOR WAVE JHAPE

### rocifications

- FREQUENCY RANGE: 250 kHz-20 MHz FREQUENCY STABILITY: ± .01% (Inclusive of calibration tolerance at 25°C pperating temperature range, input voltage change, load change, aging, shock, and vibration) **TEMPERATURE RANGE:**
- **OPERATING:** 0°C to 70°C STORAGE: -55°C to +125°C
- INPUT VOLTAGE: +5V dc ±0.5V
- **NPUT CURRENT:**

SHORTED:

**SYMMETRY:** 

voltage)

"O" LEVEL:

"1" LEVEL:

(10% /90% p-p output

"0" SINK CURRENT:

"1" SOURCE CURRENT:

- MAX. @ 25°C MAX. OVER TEMP. 250-999.999 kHz 115 mA 105 mA 1.0-3.999 MHz 90 mA 100 mA 4.0-8.999 MHz 30 mA 40 mA 9.0-20.0 MHz 70 mA 60 mA CURRENT OUTPUT
- 18 mA min. 100 mA max. TTL OUTPUT (0° C to 70° C): 60/40% @ 1.4V dc level **RISE AND FALL TIMES:** 15 ns max.
  - 250.0 kHz-8.999 MHz 10 ns max. 9.0 MHz-20.0 MHz +0.4V max.

30 MHz

- +2.4V min. 16 mA min.
- (1.6 mA /gate) -400 uA min.
- 1 to 10 TTL gates

 $\pm$  5 ppm max, 0 to

1000G's 0.35 millisec. 1/2 sine wave

3 shocks each plane

10-55 Hz, .060" D.A.

55 Hz-2000 Hz 35 G's. Duration time-12 hours

85% Relative humidity,

tested in de-ionized H<sub>2</sub>O.

Mass spectrometer leak

atmos. cc/sec. of helium

rate less than 2 x 10-8

20 lbs. max. force perpendicular to top

Phosphor bronze, 1/4

Epoxy, heat cured

**isopropyi** alcohol Tricholoroethane

Freon TMC

No marking or

seal destruction Dipped 1 minute @

hard, Grade A .00003" thick gold flash finish

Will withstand maximum

bend of 90° reference to base for 1 bend

+25°C ± 5°C in solvent Note: (1) Unit can be

cleaned by only one type solvent listed.

degreaser not to be used unless frequency and

Note: (2) Ultrasonic

vibration of cleaner

and bottom

@ +85°C, 250 hours

All units 100% leak

120°C, 3 cycles, 2 hrs. max. each, 25  $\pm$  2°C ref.

#### ENVIRONMENTAL: **TEMPERATURE CYCLE:**

OUTPUT LOAD:

- SHOCK:
- **VIBRATION:**
- HUMIDITY:
- MECHANICAL: **GROSS LEAK TEST:**
- HERMETICALLY SEALED PACKAGE:
- SEAL STRENGTH:
- **PIN MATERIAL:**
- BEND TEST:
- MARKING INK: SOLVENT RESISTANCE:

Pin 14 + KE10 M Pin 7 GND RF Pin 8 16.01 Switch 501 00.54

K1100A Clock Oscillator Test Circuit

#### NOTE:

Oscilloscope Test Probe Capacitance must be 2 pf. Max.



COMPONENT PRODUCTS DEPT. 2553 N. Edgington Franklin Park, III, 60131 312/451-1000 • 1974 by Motorola, Inc., And MOTOROLA are trademarks of Motorola, Inc.