# VLA TECHNICAL REPORT NO. 47

MODULE T6C BASEBAND CONTROL W. E. Dumke December 1980

## CONTENTS

1.0	GENERAL DESCRIPTION	1
2.0	THEORY OF OPERATION	1
3.0	CIRCUIT DETAILS	2
	3.1 Al Card	2
	3.2 A2 Card	4
	3.3 Module Wiring Harness and A3 Card	7
4.0	FRONT PANEL INDICATORS AND CONTROLS	9
	4.1 Auto/Man Switches	9
	4.2 Man LEDs	9
	4.3 Filter Thumbwheel Switch	9
	4.4 CAL-ON Switch BNC Connector	10
5.0	ADDRESSES AND BIT ASSIGNMENTS	10
6.0	LIST OF DRAWINGS	14
7.0	RELATED PUBLICATIONS AND MEMORANDA	14

## FIGURES

- 2.1 T6C BASEBAND CONTROL BLOCK DIAGRAM C13820B1A
- 3.1 T6C A1 CONTROL BOARD, D13820L1
- 3.2 T6C A2 CONTROL BOARD, D13820L2
- 3.3 T6C BASEBAND CONTROL AND A3 ASSEMBLY, D13820L3
- 3.4 SYNCHRONOUS DETECTOR TIMING
- 3.5 L8 MODIFICATIONS
- 5.1 BASEBAND T4, T5, AND T6 MONITOR AND COMMAND WORD ADDRESS ASSIGNMENTS
- 6.1 A13820C3 DRAWING LIST


## 1.0 GENERAL DESCRIPTION

The T6C Baseband Control module serves as an interface for command and monitor data between the T4C Baseband Filter and the T5C Baseband Driver modules and the M1 Data Set module. One T6C module is used for each antenna "D" rack and provides an interface for all four (A, B, C, and D) baseband channels. It also provides for the selection of either manual or automatic gain control independently for each channel. Manual filter selection however, is common to all four baseband channels. The T6C module also provides synchronization and generation of gating signals for the T5C synchronous detectors.

## 2.0 THEORY OF OPERATION

Operation of the T6C command and monitor system is similar to that of the T6A and B series modules. Refer to Block Diagram C13820B1A.

Input and output of data from the module are controlled by four parallel address lines from the M1 Data set. The address decoder controls the input and output functions of two shift registers through a series of gates. When the appropriate address appears, a 24 bit command word is serially entered into the 24 bit latch. To check the data link the received word can be read back from the command register into the data set if requested by the computer. The 16 least significant bits of the command word contain four sets of four bits which are used to select the required filters in the four T4C baseband filter modules. These four sets of bits enter four two-line to one-line multiplexers, the other inputs to which come from a single front panel BCD thumbwheel switch. The four multiplexers are individually controlled by the four manual/auto front panel switches, so the filter selection of any of the baseband filter modules can either be controlled by the computer or manually, as desired. Under automatic (computer) control the filter selection can be different for each baseband filter module, but in the manual mode the same four bit thumbwheel switch controls all four modules.



From the monitor shift register, a word can be read back into the DCS system. The 16 least significant bits of the monitor register input are connected to the multiplexer output lines to show the filter select signals actually being used and the four most significant bits indicate the state of the four front panel Manual/Auto switches. These four switches also select the ALC voltages applied to the ALC amplifier in the T5C Baseband Driver modules. The ALC voltages are either the output of the ALC loop amplifier or the front panel manual gain adjust potentiometer of the T5C Baseband Driver modules.

In the automatic position, the corresponding T5C Baseband Driver has its gain controlled from the output of the ALC loop amplifiers, and the corresponding T4C Baseband Filter has its filter selected from the DCS system.


The baseband control module also has analog multiplexers which permit any one of 24 differential input voltages to be monitored by the data set. These multiplexers are controlled by the same four address lines, with two seperate data strobes, that control the input and output of the digital data. The inputs to the multiplexers include ALC (Automatic Level Control), Cal Off (noise power at output of T5C module when the front end calibration noise source is turned off), synchronous detector output voltage, and T6C module power supply voltages. The last being reduced by resistive dividers when greater than ten volts positive or less than ten volts negative.

## 3.0 CIRCUIT DETAILS

## 3.1 Al Card

A complete logic diagram is shown in Figure 3.1. All active components are mounted on a 4" x  $6\frac{1}{2}$ " wirewrap card. Switches and LED's are mounted on the front panel of the module and resistive dividers used in voltage monitoring are mounted on a seperate terminal board.

All inputs from the data set are low-true logic. The input buffers for the four address lines are of the low power type (74L04 inverting gates) to reduce the load on those particular outputs of the data set. The address decoder is a 74154 in a 24 pin package.



Ex.       Data it       None it       Profestion       Description       Description <thdescription< th=""><th></th><th></th><th></th><th></th><th>2</th><th>·</th><th></th><th></th><th></th><th></th><th>1</th><th></th><th></th><th></th></thdescription<>					2	·					1			
Employee       Europe (1) on       Extra Superson       Superson       Superson         1       1       1       1       1       0						_	_	XRAWN BY	APPR	V'D BY			16	415
1       0	(Capo)	Contra		UNCTION	<b>L</b>			0.01	I COL	.08			· · · ·	p.
1       0	1	BI		GND		0237		<u></u>	B	LK	AI- GND			
1       62       1.50       1.50       RED.       Pr. P., RRJL. BR, ALESO         1       62       0.60       V/2       P. R. RRJL. BR, ALESO         1       63       1.50       MALC 1 (IR 100' + 100')       RED.       Pr. R. RRJL. BR, ALESO         1       65       1.50       ALE 1 (IR 100' + 100')       Red.       PR. RRL. BR, ALESO         1       65       1.50       ALE 1 (IR 100' + 100')       Red.       PR. RRL. BR, ALESO         1       66       1.50       ALE 1 (IR 100' + 100')       Red.       PR. RRL. BR, ALESO         1       1.50       ALE 1 (IR 100' + 100')       Red.       PR. RRL. BR, ALESO         1       1.50       ALE 1 (IR 100' + 100')       Red.       PR. RRL. BR, ALESO         1       1.50       ALE 1 (IR 100' + 100')       Red.       PR. RRL. BR, ALESO         1       1.50       ALE 1 (IR 100' + 100')       Red.       PR. RRL. BR, ALESO       PR. RRL. BR, ALESO         1       1.50       ALE 1 (IR 100' + 100')       Red.       PR. RRL. BRRRL. BRRRRRRRRRRRRRRRRRRR									8	LK	AI-GND	,		
6       101       102														
8       Ref L + AMPLOG PULK IM       Ref C + IM       PASE - RM	_6	A3		GND				-						
Col 26 (2):		A4			NI XU					: <b>Р</b> .	P2 - A	JI-8 <b>-</b> ,	<u>43-20</u>	n
II. 66 [2:       II. 24 [2: 0]       ALC       Cold (1)       ALL       IV. 22: 0         II. 67 [2: 4:       II. 72 [2: 4: 0]       II. 72 [2: 4: 0]<					·	ALC - CI	HA 100	<u> </u>		łł				υ
1 3 07 13- 17 13- 17 14 17 14	11	66	2-			ALC-CI	18 10	1' -	BLK		P2 - D		$ \rightarrow                                   $	
IS 06 14:     ALC 2: CHD 103*C.     But 1     CP2-L       IS 06 14:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 14:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 14:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 14:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 17:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 17:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 17:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 17:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 11:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 11:     CRL 07*C. CHD 103*C.     But 1     CP2-L       IS 06 11:     CRL 07*C.     But 1     But 1     CP2-L       IS 06 11:     CRL 07*C.     But 1     CRL 07*C.     But 1       IS 06 11:     CRL 07*C.     But 1     CRL	13	87	3-			ALC - C	HC 10.	2'-	BLK		P2-F			
Image: Here is a set of the set											P2-J			
B       Res       CPALOF		A8	5+		_	CALOFF	+ CHA	104'+ 104'-	PUR					
Bit Right 7:       Chi Col	18	A9	6+		_	CALOFF	: + CHI	8 105'+	PUR					
12:       11:       1	20	AIO	7+			CALOF	- + CH	c 106'+	PUR		P2-P			
24     Pill 3+     Y<		AII	8+			CAL OFF	° + CH	D 107'+	PUR	•	P2-5			
125     137     AVALOG PULLA IN     GAD     107     6.4.K     A1 - SLAC       126     613     CAD     SPARE     111*     A1 - SLAC     A1 - SLAC     A1 - SLAC       126     613     CAD     SPARE     111*     A1 - SLAC     A1									GUOT.					
27     216     GHD     GHD     MALL     SPARE     117.     D1-J1-B15       28     GHD     GHD     GHD     GHD     D1-J1-B15       28     GHD     GHD     GHD     GHD     GHD     GHD       28     GHD	25	613	9- ANA	LOG M	UX IN									
129     00     111     111     01	27	814	GND						1					
30     Appl. 11     Impl. 1257     2 Term. BD. 117.     BLX. B2.5-E1       31     Appl. 11     CAD. Early. BD. 115.     BLX. B2.5-E1     SE.2-E1       31     Appl. 115.     CAD. Early. BD. 115.     BLX. B2.5-E1     SE.2-E1       32     Appl. 115.     CAD. TERM. BD. 115.     BLX. B2.5-E1     SE.2-E1       32     Appl. 115.     CAD. TERM. BD. 115.     BLX. B2.5-E1     SE.2-E1       33     Appl. 12.     CAD. TERM. BD. 115.     BLX. B3.5-E1     SE.2-E1       33     Appl. 12.     CAD. TERM. BD. 115.     BLX. B3.5-E1     SE.2-E1       33     Appl. 12.     CAD. TERM. BD. 115.     BLX. B3.5-E1     SE.2-E1       33     Appl. 12.     CAD. TERM. BD. 115.     BLX. B3.5-E1     SE.2-E1       33     Appl. 12.     CAD. TERM. BD. 115.     BLX. B3.5-E1     SE.2-E1       34     Appl. 12.     CAD. TERM. BD. 115.     BLX. B3.5-E1     SE.2-E1       35     Appl. 115.     SE.2-E1     BLX. B3.5-E1     SE.2-E1       35     Appl. 115.     SE.2-E1     BLX. B3.5-E1     SE.2-E1       36     Appl. 116.     SE.2-E1     SE.2-E1     SE.2-E1 <td></td> <td></td> <td></td> <td>ALOG ML</td> <td><u>או או</u></td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				ALOG ML	<u>או או</u>		_							
13:     10:     1:     <	30	A15	11+			+157 2		8D. 112'	WH.		A3-E1			
Set       Dir       Set       Set <td>32</td> <td>RI6</td> <td>12+</td> <td></td> <td>_</td> <td>-154 2</td> <td>TERM.</td> <td>8D. 1131</td> <td>• WH.,</td> <td>/YEL.</td> <td>A3-E3</td> <td></td> <td></td> <td></td>	32	RI6	12+		_	-154 2	TERM.	8D. 1131	• WH.,	/YEL.	A3-E3			
Sk       Dig (1+)       - 28V ATERN. BD. 115* (ML, CARE. 183 - E8         Sk       APRIL 5       Sk PARE +       115* (BLK. R3 - E8         Sk       APRIL 5+       SPARE +       115* (BLK. R3 - E8         Sk       APRIL 5+       SPARE +       115* (BLK. R3 - E8         Sk       APRIL 5+       SPARE +       115* (BLK. R3 - E8         Sk       APRIL 5+       SPARE +       115* (BLK. R3 - E8         Sk       APRIL 50 (BLS. R0 - 107* +       (R3 - E8       R3 - E8         Sk       APRIL 50 (BLS. R0 - 107* +       (R0 + 17* - 64 - 82 - 11* - 82 - 37         Sk       APRIL 50 (BLS. R0 - 100* (CRM) 100* -117* +       (R0 + 17* - 7* - 78 - 11* - 82 - 37         Sk       APRIL 50 (BLS. R0 - 100* (CRM) 100* -117* +       (R0 + 17* - 7* - 78 - 11* - 82 - 37         Sk       APRIL 50 (BLS. R0 - 100* (CRM) 100* -117* +       (R0 + 7* - 7* - 78 - 11* - 82 - 37         Sk       APRIL 50 (BLS. R0 - 100* (CRM) 10* (				-		+28V 4	TERM.	8D 114'	WH.	/GRAY	A3-E6			
37     67/1     <														
35     2500 15-     1     SPARE +     117+     AI-JI-BIS     C       40     AB21 16-     AMALOG PUX NM     SPARE +     117+     AI-JI-BIS     C       41     AB21 16-     AMALOG PUX NM     SPARE +     117+     AI-JI-BIS     C       41     AB21 16-     AMALOG PUX NM     SPARE +     117+     AI-JI-BIS     C       41     AB21 16-     AMALOG PUX NM     SPARE +     117+     AI-JI-BIS     C       41     AB21 AMALOG PUX OUT(HED) 100-     117+     (MH)+ T.R.     F2-MM     AB24       44     AB23 STRID	37	819	14 -	1 1		GND TE	RM. B	D. 115'	- 8/		A3-E12	20		
41     B21     IC - PINFLICE FUNDING MODING (MEDR)     IC - PINFLICE FUNDING (MEDR) </td <td>39</td> <td>820</td> <td>15-</td> <td></td> <td>_</td> <td>SPARE</td> <td>-</td> <td>116'</td> <td>-1</td> <td></td> <td>AI-JI-A</td> <td>19</td> <td></td> <td>С</td>	39	820	15-		_	SPARE	-	116'	-1		AI-JI-A	19		С
42     Re21     AMALOG MUX OUT (MEM)     ROD' - 117' + (MM) + T; P.     P2 - MM       43     Re23     AMALOG MUX OUT (MEM)     ROD' - 117' + (MM) + T; P.     P2 - MM       44     Re23     STR O (LSB)     MM/ BAN     P1 - M, 22 - 11 - 8 23       44     Re23     STR O (LSB)     MM/ BAN     P1 - M, 22 - 11 - 8 23       45     Re23     STR O (LSB)     MM/ BAN     P1 - M, 22 - 11 - 8 24       46     Re24     Re24     Re24     Re24       47     Re25     STR O (LSB)     MM/ BAN     P1 - M, 22 - 11 - 8 24       48     Re44     Re24     Re44     Re44     Re44       48     Re44     Re44     Re44     Re44     Re44     Re44       48     Re44				ALOG M	UX IN			117'	-					Ŭ
14     FP2     Implementation     Implementation     Implementation     Implementation       15     FP2     FPA     C     Implementation     Implementation     Implementation     Implementation       16     FPA     STATE     Implementation     Implementation     Implementation     Implementation     Implementation       16     FPA     State     Implementation	42	R21	ANALO	NG MUXO	WT (HIGH)	100'-1	17' +							
44     1/221     Implify and the implify	44	A22						196/				2 - 11 - 6	103	
44     R24     STR 3. (ms8)     with (BLK PI-R, R2-U-R24       50     R25     BDW     PI-S.     BDW       51     R25 (SERIAL W) D15 0     BDW     PI-S.     BDW       51     R25 (SERIAL W) D15 0     BDW     PI-S.     BDW       51     R25 (SERIAL W) D16 0     BDW     PI-V.     R2-JI-B27       54     R27 (SERIAL W) D16 0     WH, /PWF.     PI-V.     R2-JI-B27       54     R27 (SERIAL W) D16 0     WH, /PWF.     PI-V.     R2-JI-B27       56     R28 (SERIAL W) D16 0     WH, /PWF.     PI-V.     R2-JI-B27       56     R28 (SERIAL W) D16 0     YH, /PWF.     PI-V.     R2-JI-B27       57     R28 (SERIAL W) D17 75 22     WH, /PH-C.     R2-JI-B27       58     R29 J     H     WH, /PH-C.     R2-JI-B27       58     R29 J     H     WH, /PH-C.     R2-JI-B27       59     R29 J     H     WH, /PH-C.     R2-JI-B27       50     R29 J     R29     WH, /PH-C.     R2-JI-B27       50     R29 J     R29 S     WH, /PH-C.     R2-JI-B27       51     R29 S	46	A23	SMA	1					WH.	/ 8LU	PI-N, A	2 · JI - A	23	
41     B22     GND     B24     B25     B26     B27     B2					)				WH.	/ PUR / BLK	PI-R, A	2-JI-1	924	
5:   DBC// SERIAL IN/ DIG OT   DR// P/-S     5:   RPG(SCRIAL IN/ DIG OT   DL// P/-C     5:   RPG(SCRIAL IN/ DIG OT   DL// P/-/ C     5:   RPG(SCRIAL IN/ DIG OT   DL// P/-/ D// D// D// D// D// D// D// D// D//			GND						-					
1   1 <td>51</td> <td>B26</td> <td>(SERIAL</td> <td></td> <td><u>0</u></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	51	B26	(SERIAL		<u>0</u>									
S5     B28     (SRFINE, OUT) CLETE     WH. / PUR. PI-C.       S6     R28     (SRFINE, OUT) STR 37.     WH. / ABLU PI-C.       S7     B28     (SRFINE, OUT) STR 37.     WH. / ABLU PI-C.       S8     PARM PILTER SEL LS8     WH. / ABLU PI-C.       S8     PARM PILTER SEL LS8     WH. / ABLU PI-C.       S8     PARM PILTER SEL LS8     WH. / ABLU PI-C.       S8     PARM PILTER SEL LS8     WH. / ABLU PI-C.       S8     PARM PILTER SEL LS8     WH. / ABLU PI-C.       S8     PARM PILTER SEL LS8     WH. / ABLU PI-C.       S8     PARM PILTER SEL LS8     WH. / ABLU PILSS: S-2       S8     PARM PILTER SEL LS8     WH. / ABLU PILSS: S-3       S8     PARM PILTER SEL LS8     WH. / ABLU PILSS: S-3       S8     PARM PILTER SEL LS8     WH. / ABLU PILSS: S-3       S8     PARM PILTER SEL LS8     WH. / ABLU PILSS: S-3       S8     PARM PILTER SEL LS9     WH. / ABLU PILSS: S-3       S8     PARM PILTER SEL LS9     NC       S9 </td <td>53</td> <td>B27</td> <td>(SERIAL</td> <td>UN) STR</td> <td>101</td> <td><u> </u></td> <td></td> <td></td> <td>6</td> <td>32.0</td> <td>PI-W, A.</td> <td>2-JI-B2</td> <td>27</td> <td></td>	53	B27	(SERIAL	UN) STR	101	<u> </u>			6	32.0	PI-W, A.	2-JI-B2	27	
SP     PRIM. FILTER SEL LSB     WH./ REM. SS-1       SB RAP     WH./ REM. SS-2       S9 RAP     WH./ REM. SS-2       S9 RAP     WH./ SEL       S9 RAP	55	828	(SERIAL	LOUT) CL	KI2				WH.	/PUR.	PI-a			_
38     P.23     +     -     WH./GED     55-2       60     730     MMA.FILTER SEL MSE     WH./GRM     55-6     -       60     731     INPUT WORD BIT 17     SPARE     NC     -														
CO       R3D       MR.M. FLITER SEL       MSB       MR./GRM \$5.8       MC         61       833       110       18       MC	58	A 29												
[62 [A3]       [19]       [10]	60	A30	MAN. P				_				\$5-8			
64     A32     20       65     B33     22       66     A33     4     4     22       67     B34     4     4     23     4     4     4     4       68     B35     CMD ADR 357     PULPUE R2-JI-0.355     NC     5     5     5     7     7     8.35     0UTPUT WORD BIT 17     SPARE     NC     7     <	62	A31		WORD B		SPHRE			+	-				
65     833     21     21     4 <td></td> <td>   </td> <td></td> <td></td> <td></td>														
60     R34     1     1     2.3     1     NC     NC       60     R35     CMD ADR 357     PURPUE     R2-JI-B35     NC     R35									-					
69     835     CHD     ADE     357     PURPUE     R2-JI-635     B       70     R35     OUTPUT WORD BIT 17     SPRRE     NC	67	834		WORD R	23	SOOPE			1		NC.			
71     856     OUTPUT WORD BIT 17     SPARE     NC       72     736     637     GND     NC     NC       74     737     637     GND     NC     NC       74     74     73     637     GND     NC     NC       74<	69	83	CMD A		<u> </u>				18	IRPLE		335		D
73     837     GND     NC       74     R33     OUTPUT WORD BIT 19     SPRRE     NC       76     R38     21     PUTO/TRN SW CHA     WHITE     SI-6       76     R38     21     PUTO/TRN SW CHA     WHITE     SI-6       77     R37     22     1     I     CH6     PURPLE     SI-6       77     R37     1     22     1     I     CH6     BURPLE     SI-6       76     R37     1     22     1     I     CH6     BURPLE     SI-6       76     R37     1     22     I     I     I     SI-7     SI-7     SI-7     SI-7       80     R40     UMPUT WORD BIT 12     RUTER SEL CHO BIT ILSE     WH./ BEN PI-A     SI-7     S	71	836	OUTPU							_				D
PA     R37     OUTPUT     WORD BIT 19     SPARE     NC       76     R38     120     SPARE     NC       77     B38     121     BUTO/MAN SW CHA     WHITE     S1-6       77     B39     121     BUTO/MAN SW CHA     WHITE     S1-6       77     B39     122     V     CHC     BUE     S2-6       79     B40     OUTPUT WORD BIT 24     BUTO/MAN SW CHD     WH. / BLK     S4-6       80     R40     INPUT WORD BIT 24     BUTO/MAN SW CHD     WH. / BLK     S4-6       80     R40     III     14     III     WH. / BLK     S4-6       80     R44     15     V     V     WH. / BLK     PI-xx       81     B41     11     V     V     VH. / PL     PI-xx       83     B42     16     CHC BIT 158     WH. / GRD PI-xx     B3       84     R42     9     CHC BIT 158     WH. / GRY PI-x     B4       86     R43     11     V     V     WH. / VEL PI-x     B4       86     R44     5     CH 8 BIT 1				T WORD	BIT 18	SPARE			-+		NC			
76     836     21     BUTO/MAN SW CHA     WHILE     51-6       77     835     22     1     CH8     PURPLE     52-6       77     837     23     23     CH6     PURPLE     52-6       78     639     23     4     CHC     BLUE     53-5       79     640     007PUT WORD BIT 24     BUTO/MAN SW CHD     WH./BEN     94-8       80     R40     INPUT WORD BIT 13     BUTRA SEL CHD BIT 156     WH./RED     PI-xr       81     B41     14     14     12     WH./RED     PI-xr       83     B42     16     CH 0 BIT 4 MSB WH./GRV PI-xr     PI-xr       83     B42     16     CH C BIT 1 LSE WH./ RED PI-xr       84     A44     5     CH 8 BIT 1 LSE WH./ REP PI-xr       85     R44     5     CH 8 BIT 1 LSE WH./ REP PI-xr       91     B46     11     CH C BIT 1 LSE WH./ REP PI-xr       92     R44     5     CH 8 BIT 1 LSE WH./ REP PI-xr       93     B47     12     WH./ RED PI-xr       94     PI-2     WH./ RED PI-xr     PI-2	74	A 3	OUTPU	T WORD					-					
78     839     1     1     1     CHC     BLUE     S3-8       79     640     0UTPUT WORD BIT 24     BUTO/MRN SW CHD     WH./BRN PI-A       80     R40     INPUT WORD BIT 13     PITZR SEL CHD BIT 1.28     WH./BRN PI-A       81     B41     14     1     2     WH./RED PI-AU       82     R41     15     1     1     1     2     WH./RED PI-AU       82     R41     15     1     1     1     2     WH./RED PI-A       81     B42     16     CHD BIT4 MS8 WH./GRY PI-Y	76	A36	3		21						S1-B			
80     PAO     INPUT WORD BIT     13     PILTER SEL CH D BIT I LSB     WH./ RED     PI-A       81     B41     I4     I     2     WH./ RED     PI-A       81     B41     I5     I     I     I     PI-A       81     B42     I6     CH D BIT 4 MSG WH./ GRY PI-Y     Image: CR Control 1	78	A3	7		23		-							
81     61     14     1     1     2     WH./ PED     P1-w       82     R41     15     1     1     1     1     P1-w       83     B42     16     CHD BIT 4 MSB WH./ GRY P1-w     P1-w     P1-w       84     P1     9     CHC BIT 1 LSB WH./ GRM P1-x     P1-w       85     B43     10     1     1     V     V     P1-x       86     P1-2     WH./ VEL     P1-2     P1-2     P1-2     P1-2       86     P1-3     WH./ VEL     P1-2     P1-2     P1-2     P1-2       86     P1-4     P1-2     CHC BIT 4 MSB WH./ GRY P1-4     P1-2     P1-2       90     P45     6     1     1     2     WH./ PED P1-7     P1-2       91     P46     8     CH 8 BIT 1 LSB WH./ GRY P1-4     P1-4     P1-2     P1-2       92     P46     1     CH 8 BIT 1 LSB WH./ PED P1-6     P1-4     P1-2     P1-2       92     P46     2     V     V     V     V     V     V     V     V     P1-2														
83     842     16     CH D BIT 4 MSB WH./ GRY PI - Y       84     R742     9     CH C BIT 1 LS6 WH./ GRY PI - Y       85     843     10     1 2     WH./ SRN PI - A       86     R44     12     CH C BIT 1 LS6 WH./ GRY PI - J     B       87     644     12     CH C BIT 4 MSB WH./ GRY PI - J     B       87     644     12     CH C BIT 4 MSB WH./ GRY PI - J     B       88     R44     5     CH B BIT 1 LS6 WH./ GRY PI - A     B       90     P45     7     1 4 3     WH./ RED PI - A       90     P45     7     1 4 3     WH./ RED PI - A       91     B46     8     CH 8 BIT 4 MSB WH./ GRY PI - A       92     P44     1     CH A BIT LS8 WH./ GRY PI - A       92     P44     1     CH A BIT LS8 WH./ GRY PI - A       92     P44     1     CH A BIT LS8 WH./ GRY PI - A       94     P47     Y     3     Y       95     B46     1     CH A BIT LS8 WH./ GRY PI - A       95     B46     1     CH A BIT LS8 WH./ GRY PI - A       95     B46     NATION	81	64			14			2	WH	/ RED	PI-JU			
85     843     10     1     2     WH,/RED     P1- $\Delta$ .       86     P44     11     4     4     4     7     P1- $\Delta$ .       87     843     11     4     4     4     7     P1- $\Delta$ .       87     844     12     CHC BIT 4 MS8 WH./ GRV P1- $A$ .     P1- $A$ .     P1- $A$ .       88     P44     5     CH 8 BIT 1 LS8 WH./ BRN P1- $A$ .     P1- $A$ .       90     P45     6     1     2     WH./ YEL P1- $m$ .       91     P46     8     CH 8 BIT 1 LS8 WH./ GRV P1- $\Phi$ .     P1- $m$ .       92     P46     1     CH 8 BIT 4 MS8 WH./ GRV P1- $\Phi$ .     P1- $\Phi$ .       92     P46     1     CH 8 BIT 4 MS8 WH./ GRV P1- $\Phi$ .     P1- $\Phi$ .       92     P46     1     CH 8 BIT 4 MS8 WH./ GRV P1- $\Phi$ .     P1- $\Phi$ .       94     P47     2     WH./ VEL P1- $A$ .     P1- $\Phi$ .       95     P464     1.0     CH 8 BIT 4 MS8 WH./ GRV P1- $\Phi$ .     P1- $\Phi$ .       96     P48     INPUT WORD BIT 4     PILTER SEL CH A BIT 4 MS8 WH./ GRV P1- $\Phi$ .     P1- $\Phi$ .       96     P48     GND     P1- $\Phi$ . <td>83</td> <td>8 84</td> <td>2</td> <td>-  </td> <td>16</td> <td>╪╌╋╌╸</td> <td></td> <td>BIT4 M</td> <td>6 WH</td> <td>. / GRY</td> <td>PI-y</td> <td></td> <td></td> <td></td>	83	8 84	2	-	16	╪╌╋╌╸		BIT4 M	6 WH	. / GRY	PI-y			
B     A43     II     If I 1     If I 3     WH./ (P) / 2L       B     C     C     BIT A 5     WH./ (RP) PI - AL       B     R444     5     CH 8 BIT I L58     WH./ (RP) PI - AL       B     R444     5     CH 8 BIT I L58     WH./ (RE) PI - AL       90     PA45     7     III     IIII     CH 8 BIT I L58     WH./ (RE) PI - AL       90     PA45     7     IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	85	84	3		10			2	WH	./ RED	PI-A			
B8     PA4     5     CH 8 BIT I LS8 WH./ BRN PI-A.       89     845     6     1     2     WH./ RED PI-m.       90     PA5     7     4     4     9     m./ RED PI-m.       91     PA6     8     CH 8 BIT 4 MS8 WH./ VEL PI-m.     PI-m.       92     PA45     1     CH 8 BIT 4 MS8 WH./ GRV PI-g.     PI-m.       92     PA46     1     CH 8 BIT 4 MS8 WH./ GRV PI-g.     PI-m.       92     PA46     1     CH 8 BIT 4 MS8 WH./ GRV PI-g.     PI-m.       92     PA46     1     CH 8 BIT 4 MS8 WH./ GRV PI-g.     PI-m.       93     B448     INPUT WORD BIT 4     PILTER SELCH A BIT 4 MS8 WH./ GRV PI-d.     PI-m.       96     PA88     PULL UP RESISTOR, FIL.SEL     WH./ ORG S5-C     PI-m.       97     B49     GND     WH./ ORG S5-C     PI-m.       97     B49     GND     WH./ ORG S5-C     PI-m.       97     B49     GND     GND     WH./ ORG S5-C     PICON ASTRONOMY       98     B49     FSV     Stock communication monication moni	66	A4					CHIC							
90   P45   7   1   1   WH./ SR   VEL [P] - M.     91   846   8   CH & BIT 4 SB WH./ GRY PI - 2   PI - 2     92   P446   1   CH & BIT 1 LSB WH./ GRY PI - 2   PI - 2     93   847   2   1   1.2   WH./ GRY PI - 2     94   P47   4   3   WH./ RED PI - 2   PI - 2     94   P47   4   3   WH./ RED PI - 2   PI - 2     94   P47   4   3   WH./ RED PI - 2   PI - 2     94   P47   4   3   WH./ RED PI - 2   PI - 2     94   P47   4   3   WH./ RED PI - 2   PI - 2     95   B48   INPUT WORD BIT 4   PILTER SELCH A BIT 4 MSB WH./ GRY PI - 2   PI - 2     97   849   GND   WH./ ORG SS - C   9   PI - 2     97   849   GND   WH./ ORG SS - C   9   PI - 2     97   849   GND   GND   GND   DI - 2     97   849   GND   GND   GND   GND     100 R 50   GND   GND   GND   GND   GND     100 R 50   STORNOS ARE IN INCHES   T   T   GND <tr< td=""><td>88</td><td>3 A4</td><td>4</td><td></td><td>5</td><td></td><td></td><td>B BIT I LS</td><td>18 WH</td><td>./ BRN</td><td>P1-A</td><td>_</td><td></td><td></td></tr<>	88	3 A4	4		5			B BIT I LS	18 WH	./ BRN	P1-A	_		
92     646     1     CH A BIT 1 LSB     WH./ PRV./ PPI - C       93     647     2     WH./ RED PI - C       94     94     94     94     94       95     646     INPUT WORD BIT 4     FILTER SEL CH A GIT 4 MSB     WH./ RED PI - C       95     646     INPUT WORD BIT 4     FILTER SEL CH A GIT 4 MSB     WH./ GRY PI - 2       96     FA48     PULL UP RESISTOR, FIL. SEL     WH./ ORG S5 - C     WH./ ORG S5 - C       97     7849     GAD     GAD     GAD     GAD       98     FA49     FSY     WH./ ORG S5 - C     GAD       98     FA49     FSY     GAD     GAD       99     650     GAD     GAD     GAD       1000 A 50     FSY     GAD     GAD     GAD       1000 A 50     FSY     GAD     GAD     GAD     GAD       1000 A 50     FSY     GAD     GAD     GAD     GAD     GAD       1000 A 50     FSY     FILTER SELCHA BORNONS ARE IN INCHES     GAD     GAD     GAD     GAD       1000 A 50     FILTER SEL     FILTER SEL     FILTER SEL <td>90</td> <td>) A4</td> <td>5</td> <td></td> <td>7</td> <td></td> <td></td> <td>13</td> <td>WH</td> <td>./ YEL</td> <td>PI-n</td> <td></td> <td></td> <td></td>	90	) A4	5		7			13	WH	./ YEL	PI-n			
94   A-7   V	96	2 A4	6						B WH	./ BRN	PI- e			
95     649     INPUT WORD BIT 4     FILTER SEL CH A BIT 4 MSB WH./ GRY 1PI-4       96     FAB     PULL UP RESISTOR, FIL.SEL     WH./ORG     S5-C       97     79     649     GND     INATIONAL RADIO       98     FA9     + 5Y     INATIONAL RADIO       98     FA9     + 5Y     INATIONAL RADIO       98     FOLDERNES: ANGLES ±     INATIONAL RADIO     ASTRONOMY       1000 A50 + 5Y     INATIONAL RADIO     ASTRONOMY     OBSERVATORY       000 RADIES ±     INATIONAL RADIO     INATIONAL RADIO     ASTRONOMY       000 RADIES ±     INATE     INATIONAL RADIO     INATIONAL RADIO       1000 RADIES ±     INATE     INATIONAL RADIO     INATIONAL RADIO       1000 RADIES ±     INATE     INATIONAL     INATIONAL       1000 RADIES ±     INATIONAL     INATIONAL     INATIONAL       1000 RADIES ±     INATIONAL     INATIONAL     INATIONAL	93	64 A4	7	-+		++	╉╁							
98     RA49     + 5V       99     850     GND       1000     R50     + 5V       UNLESS OTHERWISE SPECIFIED     0     T6       0     ASTRONOMY     OBSERVATORY       0     PLACE DECIMALS (XXX): ±     2       1     PLACE DECIMALS (XXX): ±     0       1     PLACE DECIMALS (XX): ±     1       1     PLACE DECIMALS (XX): ±     <	94		AINPUT	WORD	BIT 4	FILTER S	ELCH	A BIT 4M	B WH	./ GRY	PI-2			
99   850   GND     IOO # 50   + 5V     NATIONAL RADIO DIMENSIONS ARE IN INCHES TOLERANCES: ANGLES ±     3   FLACE DECIMALS (XXXX): ±     2   PLACE DECIMALS (XXXX): ±     1   PLACE DECIMALS (XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	97	84	GND			-								
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES: APPLICE DECIMALS (JXC): ± PLACE DECIMALS (JXC): ± I PLACE DECIMALS (JXC): ± APPLACE DECIMALS (JXC): ± I PLACE DECIMALS (JXC): ± APPLACE DECIMALS (JXC): ± I PLACE	9	85	GND						1		<b>!</b>			1.
DIMENSIONS ARE IN INCRESS TOLERANCES: ANGLES ± 3 PLACE DECIMALS (XXX): ± 1 PLACE DECIMALS (XXX): ± 2 PLACE DECIMALS (XXX): ±				WICE CD		-					INAT	ONAL	PADIO	A
SPLACE DECIMALS (JODI: ± 2 PLACE DECIMALS (JODI: ± 1 PLACE DECIMALS (JODI	ľ	DIME	NSIONS	ARE IN I		0		T6					OMY	
2 PLACE DECIMALS (JUD): ± 1 PLACE DECIMALS (JUD): ± 1 PLACE DECIMALS (JUD): ± MATERIAL: E A1 CONTROL BOARD E A1 CONTROL BOARD DESIGNED BY DATE 04/9/28 APPROVED BY DATE 12/8/28 DATE 04/9/28						ECT.		. 🗸			OB	SERVA	TORY	I
MATERIAL: E A1 CONTROL BOARD DESIGNED BY DATE 12/8/78 DESIGNED BY DATE 12/4/78 AFFROVED BY DATE 12/4/78						╸┛╧╴╼╺ ╎						RRO, NEW ME	IDATE	ł
12/4/78 APPROVED BY DATE 12/4/78						A1	CON	TROL I	50AI	٩D		IY	12/8/78	ł
FINISH: 12/4/78					1	=					1			ł
INNAMER LOT INNAMER UISGROUL INTER JURALE	F	INISH	:				500	EET AL	DRA				12/4/78	1
								ER L OF	1000	ER UI.	JORULL	- Turat	, I	ł

The control shift register consists of three 74164 serial-in, parallel-out circuits. The input data into this register is controlled by the input enable signal and the output clock. The output when reading back the word is controlled by the output 1 enable signal and the output clock.

The latch consists of six 74177 integrated circuits and the data is loaded into them by the input strobe signal. The four two-line to one-line multiplexers are 74157 integrated circuits. Pull-up resistors are provided on the filter select thumbwheel inputs to insure reliable operation.

The monitor shift register consists of three 74165 parallel-in, serial-out circuits and the data is loaded into them by the output strobe. The shifting out of the data into the data set is controlled by the output 2 signal and the output clock. Digital output circuits to the data set consist of 7438 gates with open connectors which drive a load resistor in the data set.

The analog multiplexer for DCS address 100' through 117' consist of two 507A (Harris Semiconductor) units with balanced inputs and outputs. Input grounds are obtained at the source of the given signal to avoid errors due to ground loops. Note that the two halves of each 507A are shown as seperate blocks in the logic diagram. The voltages connected to the multiplexer inputs along with other DCS address information is given in Section 5.0.

Note that the Al card is a modification of the logic card in the now obsolete T6A and T6B IF Control modules. The original circuitry has been maintained with minor additions.

Additions include pull-up resistors and the Auto/Man switch monitor inputs and the filter select thumbwheel switch inputs to the command multiplexer. Command address  $\overline{357}$ ' is now extracted from the decoder to be used on the A2 card for the Cal On and Cal Off gating signal synchronization. The A2 card also contains an additional analog voltage multiplexer chip to handle the increase in analog voltage monitoring from the baseband system.

## 3.2 A2 Card


A complete logic diagram is shown in Figure 3.2. The A2 card contains an additional analog multiplexer chip for T5C synchronous detector voltage monitoring in the same configurations as those on the A1 card. A decoder and synchronization circuit provide the Cal On and Cal Off gating signals to the T5C synchronous detector and gated ALC circuit. A diagram of these signals and their relation to system operation is shown in Figure 3.3.


Two problems exist with operation of a synchronous detector at the Central Electronics Room. One problem is the result of the CER modem transmit period (including various switching transients). During the transmit period no antenna IF signals are being received. This transient, while it only occurs for approximately 1 ms out of approximately 50 ms, can have a derogatory effect in a detector system when a maximum error of 0.1% is desired. The ALC circuit would be similarly affected. This problem is solved by utilizing the Central Electronics Room Track and Hold signal to gate both circuits. This signal is only valid when valid IF information is being received.

The other problem involves synchronization of the Central Electronics Room synchronous detector and ALC with the front end noise source that is injected into the front end on every other waveguide cycle, to measure front end effective noise temperature.

In the earlier system only the F4 modules in the front end rack contained a synchronous detector. Therefore, it was trivial to derive a common gating signal for the noise source and the synchronous detector.


In the spectral line retrofit however, the synchronous detector and ALC in the T5C Baseband Driver (after the final analog filtering in the T4C Baseband Filter modules) were required in order to measure the total system effective noise temperature after the communications system and the final analog filtering. This required a system of knowing





# SYNCHRONOUS DETECTOR TIMING

Figure 3.3



1		1
-	NEYT ASSY	LISET

at the Central Electronics Room when the front end noise source had been turned on at the front end. The solution is based on the fact that the DCS commands at both the antenna and the Central Electronics Room are based on odd or even computer (or waveguide) cycles. The appearance of the command address can be used to synchronize a toggle flip-flop in both situations.

Two modifications to the system were required (one at the antenna L8 Timing Generator module and one at the Central Electronics Room T6 module) to implement this system. The L8 Timing Generator module had a 74S73 flip-flop added, wired as a toggle flip-flop. The flip-flop was clocked from the 1200 MHz carrier on signal to obtain the 9.6 Hz 50% duty cycle signal necessary to drive the noise source at the antenna through the F5 Front End Control module. This is shown in Figure 3.4. To synchronize this signal with the Central Electronics Room the strobe for the Walsh function command, address 376' is used to clear the flip-flop. This normally occurs every 24 cycles, so initialization will have a slight delay associated with it.

The T6 Baseband Control module in a similar manner uses the command 357' strobe to clear a 7474 flip-flop wired again as a toggle flip-flop. The clock is obtained from the Central Electronics Room Track and Hold signal. However, in this case the synchronous detector gating signals must only be valid during the time that the front end received signals are present. This is accomplished by "anding" the appropriate flip-flop output with the original Central Electronics Room Track and Hold signal. Thus two seperate gating signals are generated.


"Cal Off" is valid when the received noise power is present with the front end noise calibration source turned off.

"Cal On" is valid when the received noise power is present with the front end noise calibration source turned on.

It is important to note that command 357' must be present on a periodic basis to insure proper synchronous detector operation. Only the command 357' strobe must be present. 357' data is not utilized. Proper operation of the system can be diagnosed by looking at the polarity of the analog synchronous detector voltage. If it is negative, a problem is indicated.

## 3.3 Module Wiring Harness and A3 Card

These are shown in D13820L3C. The A3 printed circuit card contains resistive dividers for the power supply voltages monitored by the A1 card analog multiplexer. These dividers limit the monitored voltages to  $\pm 10$  VDC, and is the same card used in T6A and T6B. The resistors were not put on the A2 wirewrap card in order to make the A1 and A2 cards functionally independent for easier diagnostics.



8

D

С

В

A.


7

6

5

2				l I				
	REV.	DATE	DRAWN BY	APPRV'D BY	DESCRIPTION			
	1	3/			REV. PER CKT CHG			
	В	41:010			ADD AI'GND - 4PLCS			
	C	7/5/7			CORRECTED SS TERM			

3



USED C


NEXT ASSY

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES: ANGLES ± 3 PLACE DECIMALS (.XXX): ±	r J 76C	NATIONAL R ASTRONO OBSERVAT	ORY
2 PLACE DECIMALS (.XX): ± 1 PLACE DECIMALS (.X): ±		SOCORRO, NEW MEXI	DATE
MATERIAL:	L BASEBAND CONTROL	DESIGNED BY	DATE DATE
FINISH:	¢ 775	APPROVED BY	DATE 12/14/11
	SHEET DRAWING D/3	82013 REV.C	SCALE

В

D

С



# L8 DIVIDER MODIFICATION Figure 3.4

,

- 4.0 FRONT PANEL INDICATORS AND CONTROLS
  - 4.1 Auto/Man Switches (Channels A, B, C, D)

In the auto position, the appropriate T4C Baseband Filter receives its filter selection command from the T6C DCS interface. Also, the ALC amplifier in the appropriate T5C Baseband Driver receives its gain control voltage from the internal ALC loop amplifier.

In the Man position, the appropriate T4C Baseband Filter receives its filter selection command from the T6C Front Panel filter select thumbwheel switch common to all T4C's in the manual mode. Also, the ALC amplifier in the appropriate T5C Baseband Driver receives its gain control voltage from the T5C Front Panel manual gain control. Also the manual warning LED adjacent to the Auto/Man switch will light, and a warning signal is sent to the DCS digital monitor system.

4.2 Man LEDs (Channels A, B, C, D)

This red LED indicates that the adjacent Auto/Man switch is in the Manual mode. In normal operation this LED should be extinguished.

4.3 Filter Thumbwheel Switch

This BCD switch selects the filter for the appropriate T4C when in the Manual mode.

SWITCH	FILTER SELECTION
0	46 MHz Low Pass Filter
1	23 MHz Low Pass Filter
2	11.5 MHz Low Pass Filter
3	5.75 MHz Low Pass Filter
4	2.88 MHz Low Pass Filter
5	1.438 MHz Low Pass Filter
6	0.719 MHz Low Pass Filter
7	0.210-0.390 MHz Bandpass Filter
8	External Filter
9	Termination

4.4 Cal On Switch BNC Connector

This is a copy of the Cal On TTL gating signal distributed to all T5C Baseband Driver modules, synchronous with the Central Electronics Room Track and Hold signal. See Timing Diagram for further information.

5.0 ADDRESSES AND BIT ASSIGNMENTS

Refer to Figure 5.1.

	Baseband	Drivers and Con	trol (T5 and T6)	
OCTAL ADDRESS	SOURCE	NAME	NORMAL VOLTAGE	VOLTAGE LIMITS
100'	T5	ALC CH.A	<del>-</del> 3.5v	-6/-1 v
101'	T5	ALC CH.B	-3.5v	-6/-1 v
102'	T5	ALC CH.C	<del>-</del> 3.5v	-6/-1 v
103'	T5	ALC CH.D	<del>-</del> 3.5v	-6/-1 v
104'	T5	CAL OFF CH.A	+6 v	+5/+6.5 v
105'	<b>T</b> 5	CAL OFF CH.B	+6 v	+5/+6.5 v
106'	T5	CAL OFF CH.C	+6 v	+5/+6.5 v
107'	T5	CAL OFF CH.D	+6 v	+5/+6.5 v
		Power Supplie	s (T6)	
110'	P4	+5 v pwr supply	y +5 v	+4.95/+5.25 v
111'	Т6	Spare		
112'	P5	+15 v pwr supp	ly +7.5 v	+7.4/+7.6 v
113'	P5	-15 v pwr supp	ly -7.5 v	-7.6/-7.4 v
114'	P5	+28 v pwr supp	ly +7 v	+6.9/+7.1 v
115'	P4	-28 v pwr supp	ly -7 v	-7.1/-6.9 v
116'	<b>T6</b>	Spare		
117'	<b>T</b> 6	Spare		
	Baseband	Drivers and Con	trol (T5 and T6)	

DCS	5	MONITOR	WORDS
	~		

120'	T5	Sync Det CH.A	+5 v
121'	T5	Sync Det CH.B	+5 v
122'	<b>T</b> 5	Sync Det CH.C	+5 v
123'	<b>T</b> 5	Sync Det CH.D	+5 v
124'	<b>T6</b>	Spare	
125'	Т6	Spare	
126'	Т6	Spare	
127'	Т6	Spare	

Baseband Filters And Control (T4 and T6)

240' T4 Baseband Filter monitor coding identical to command word coding. See word 340.

Baseband Drivers And Control (T5 and T6)

241'	T5	Monitor	word from baseba	nd	
		Control	AUTO/MAN Switc	h CH.A	BIT 21
			AUTO/MAN Switc	h CH.B	<b>BIT 22</b>
			AUTO/MAN Switc	h CH.C	BIT 23
			AUTO/MAN Switc	h CH.D	BIT 24

DCS 5 Command Word

Hex Command

340' T4 Baseband Filter Commands

## Baseband Filter A Bandwidth

46 MHz LPF 0 23 MHz LPF 1 11.5 MHz LPF 2 5.75 MHz 3 LPF 4 2.88 MHz LPF 5 1.438 MHz LPF 6 0.719 MHz LPF 7 0.201-0.390 MHz BPF External Filter 8 9 Termination

## Baseband Filter B Bandwidth

46 MHz	LPF	00
23 MHz	LPF	10
11.5 MHz	LPF	20
5.75 MHz	LPF	30
2.88 MHz	LPF	40
1.438 MHz	LPF	50
0.719 MHz	LPF	60
0.201-0.390 MHz	BPF	70
External Filter		80
Termination		90

Baseband Filter C Bandwidt	<u>:h</u>	Hex Command
46 MHz	LPF	000
23 MHz	LPF	100
11.5 MHz	LPF	200
5.75 MHz	LPF	300
2.88 MHz	LPF	400
1.438 MHz	LPF	500
0.719 MHz	LPF	600
0.201-0.390 MHz	BPF	700
External Filter		800
Termination		900

# Baseband Filter D Bandwidth

46 MHz	LPF	0000
23 MHz	LPF	1000
11.5 MHz	LPF	2000
5.75 MHz	LPF	3000
2.88 MHz	LPF	4000
1.438 MHz	LPF	5000
0.719 MHz	LPF	6000
0.201-0.390 MHz	BPF	7000
External Filter		8000
Termination		9000
357' T5 Synchronization com	mand	ANY

(only address is used) (must be periodically sent for proper T5 synchronous detector operation) 6.0 LIST OF DRAWINGS

The T6C Baseband Control Drawing List is given in A13820C3.

- 7.0 RELATED PUBLICATIONS AND MEMORANDA
  - VLA Technical Report #5, Module T6 IF Control, A. R. Thompson (Obsolete).
  - VLA Technical Report #44, An Overview of the Monitor and Control System, D. W. Weber, March 1980.
  - VLA Technical Report #48, <u>T4C Baseband Filter</u>, W. E. Dumke, December 1980.
  - VLA Technical Report #49, <u>T5C Baseband Driver</u>, W. E. Dumke, December 1980.
  - Memorandum, Subject "Baseband System DCS Manual Revisions", W. E. Dumke, July 24, 1980.
  - Rack D Central Electronics Room Block Diagram, Drawing No. D16000B5D

NATIONAL RADIO ASTRONOMY	A       U-S-77       RE-DRMWN       BY       DRAFTING         BRAWN BY       DATE       Image: Second State Sta						REVISIO	NS				
DRAWN BY   DATE     JOESIGNED BY   DATE     DATE   NEXT ASSY     USED ON	DRAWN BY DESIGNED BY DESIGNED BY DESIGNED BY DATE APPROVED BY DATE NATIONAL RADIO ASTRONOMY OB SERVATORY SOCOMRO, NEW MEXICO BYBOI V L A TITLE ZASE BAND CONTROL	REV	DATE	DRAWN BY	APPRV'D	ΒY						
DRAWN BY DATE DESIGNED BY DATE SEPROVED BY DATE NEXT ASSY USED ON NATIONAL RADIO ASTRONOMY	DRAWN BY DATE /2-3/-77 DESIGNED BY DATE APPROVED BY DATE APPROVED BY DATE NATIONAL RADIO ASTRONOMY NATIONAL RADIO ASTRONOMY NATIONAL RADIO ASTRONOMY SOCOMRO, NEW MEXICO BYBOI NEXT ASSY USED ON V L A TILE ZASE BAND CONTROL	A	11-8-79				RE-DR	9WN	BY	DRAFTING		_
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE										·····	
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE									•		
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE		• •				•					
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE											
NATIONAL RADIO ASTRONOMY	DESIGNED BY DATE APPROVED BY DATE NEXT ASSY USED ON NEXT ASSY NEXT ASSY NE	DRAWN B	Υ Y	DATE 10-31-7	9							
NATIONAL RADIO ASTRONOMY	NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO B7BOI	DESIGNE	DBY									<u> </u>
NATIONAL RADIO ASTRONOMY	NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO B7BOI	APPROVE			-							
NATIONAL RADIO ASTRONOMY I V L	NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO B7BOI A	AFFNOT					<u></u>			NEXT ASSY	USED O	N
NATIONAL RADIO ASTRONOMY   V L	NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO B7BOI A											
NATIONAL RADIO ASTRONOMY   V L	NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO B7BOI A								·			
NATIONAL RADIO ASTRONOMY   V L	NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO B7BOI A											
NATIONAL RADIO ASTRONOMY   V L	NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO B7BOI A											
	OBSERVATORY SOCORRO, NEW MEXICO 87801 A TITLE BASEBAND CONTROL	NAT	IONAL	RADIO AS	TRONC	MY		PROJECT	r	(T6C)		
	A A							TITLE	D/	SERAIN	CANTON	_
	DWG AI3820C3 SHEFT / OF								CA	SCOAND	CONTROL	•
DWG AI382003 SHEET / DE								DWG	1138	32003	SHEET / C	) F

ſ					D	RA	WĪ	٧G	N	Э.			_				TITLE	NOTES
ſ	1 2	3	4	5	6	7	3	) 10	<b>M</b> II	12	13	14	51	6 17	18	RE		NOTES
	AII	3	9	2	0	Ξk	tle	5	Τ	Γ			Τ		Τ	D	BASEFAND CONTROL MODILE - BOM	
ſ	Ī	1	5	3	2	E	-	泥							Τ	$\mathcal{B}$	-ASSY	
		:1	3	3	2		5	01	1							A	- BLOCK DIAGEAM	
		21	3	3	2	21	_14	Ø13							Γ	С	-LOGIE DIAGENIA	
-	A	1	5	3)	-	-	1	<u>れ</u>	?			_		-		A	- WIRE LIST	
-	A	11	3	8	2	2	2 2	2	2	╋		+	-+-	╉	╋	A	W.W. CARD ASSY (12) - BOM	
			T	3	9	21	5	7	1								- ASSY	
		$\mathbb{D}$	1	3	5	2	2/1	- 1	5/2	?		Τ		Т	Τ	A	- LOGIC DYAGRAM	
	v	A	1	3	3	21	2	V¢	どう	3						-	ASSEMBLERS LIST BY LOAKD COORDINATES (A2)	
	/	A	1	3	8	sk	۶ľ	v	۶K	Ŷ				Τ			ASSEMBLERS LIST BY IC COORDINATES (AZ)	
	/	A	1	3	8	2	214	ΛJ	9	5				Τ	Ţ	-	IC LIST (AZ)	
	-	A	1	3	8	21	.W	VI.	1	Γ						-	WIRE LIST (AZ)	
1	/	A	1	3	З		2	1	13	2							MACHINE CARD LIST (AZ)	
							ĺ											
	1 A V	11	3	8	2	2	2	2	3							-	W.W. CARD ASSY (AI) - BOM	
1	<u> </u>	C	1	3	8	2	2/	2	22	?							-A55Y	
Ŀ		D	1	3	3	2	2/	-12	91	1						$\mathcal{D}$	- LOGIC DIAGRAM	
L													_					
			-		_	_	1		1	1			_					
┞				3	9	-			2	+-	┞		_	╀	-	A	WIRE LIST (AI)	
ŀ		r	ť	۲	2	Ŧ	+	╀		+-	┝─		╉	-+-	- -		WIRE AND CAT	
ł	+	+-	+			+	-+-	╉	╈	╋			+	+	+			
ŀ		:1	3	0	5	0	<b>r</b> (	1	才							E	PERFORATED COVER	/
$\mathbf{F}$	4	31	-		Ξ				-	-			-	+	-		FASTENER FOR PERFORATED COVER	,
ŀ	-+-	╀	f	H	긕	4	+	╎┼	╋	+-	$\left  - \right $		+	╉	+	$\vdash$	TRUTEROUR FOR FORTURNING CAYER	
ŀ	Ē	31	3	0	5	0	4	캬	3	┢	-		╉	╉	╋	F	SUPFORT ZARS TOP & BOTTOM	
F		1	1				1		1							1		
	1	NOT	'E \$	:														
ļ					GE	NE	RA	L	U	SE	I	ТΕ	м					
t			•					-	-	-	•	-						

	ASS	EME	3LY	NA	ME	7	7	$\overline{\epsilon}$	5 0			Z	PA.	S.E	.5	LN	D CONTROL	SERIES/MODEL	USED ON
	DRAWING NO												-		-	•		I	
	1	2 3	4	5	6	7 8	9	010		121	314	4 15	16	17	18	REV.	TITLE	NOTES	
	$\Box$	51	5	U	5	20	10	14								$\mathcal{D}$	GUIDE		1
							ł				╇				_				
1	- ²	31	17	2	5	<u> </u>	13	12	$\left  \right $		_		$\left  \right $		+	B	FANEL, KEAK		
	$\vdash$	+,	+-	1				1-	+	┝╌┼╸		+-	┝┤		_	<u> </u>	PANCE FERRE		
r	$ - ^{c}$	://	12	P	<u> </u>	<u> </u>	14	尸		$\left  - \right $		+-	┨		-	A	PANEL, FRONT	<u> </u>	
V	$\left  \right $	01	E	3	?	21	1	a			╉	+			┽	B	SIDE PLATE		
	<u>├ -</u>	<u>'</u>		ŕ			+	Ť			╧	╈	┝╌╢		+				······································
1	Ī	51	3	Ï	2	24	11	3			1					A	CONNECTOR SUFFORT		
	┝╌┝╴			$\square$											Ţ		•		
- 0	┝━┼╴		-		$\downarrow$	_	_	1_	Ц		_	_			4				
0 W G.	┝╌┼╍		╀╌	$\square$	-		╀╴	+-	$\square$				$\left  \right $		-				
$\mathbf{Z}$	┝─┼╴		┢	$\left  - \right $	+	+-	┢	+-	$\mathbb{H}$	-	+	+-	$\left  \cdot \right $				***		
ũ	┝╼┼╸	+-	┢	H	+	╋	╋	╀╼	+	$\vdash$		+-	┝┤		┥				
$\omega$	┝──┝─	╉─			┥	╋	+	┼╴	$\square$		+	+-	$\vdash$		+				
20		1			+	+-	$\uparrow$	╈			╈				-†				
n												T							
ω																		·····	
		_			$\downarrow$		L	1				$\downarrow$	$\square$						
					_	4	_	-	$\left  \right $	_	-	+-							
	┝╌┝╴	+-		$\square$	-+-	+	╀	+	$\vdash$		+-	+	$\left  - \right $	-	+	····			
	┝─┝╴	+	$\vdash$	$\square$		+	+	╀─	H		+	╋	$\left  \cdot \right $		+	_	·····		
	┝╾┽╾	+-	$\left  \right $	-	+	╀	┢	┢	$\left  \cdot \right $	+	+	╉	$\left  \cdot \right $		+				
SHEET	$\left  \right $	┼╴	┢┤	+	+	╋	+	+	┝┤	+	- -	+	╞┤	-	╉				
-		+		+	╉	╈	$\uparrow$	┿		+	+	+	┢┤	-	╉				
6		$\top$	$\square$	+	+	+	┢	$\uparrow$	[ ]	╈	╈		┢┤	-†	╉				
50						1	L	1.											
5		TOF	ES																
			١.		GE	NEF	RAI		USE	E	ITE	EM							
20																			
<b>K</b>																			