VLA TECHNICAL REPORT NO. 54

VLA CORRELATOR SOFTWARE MANUAL EXCERPT

R.P. Escoffier and C.M. Broadwell May 1983

TABLE OF CONTENTS

1.0	INTF	ODUCTI	DN	1
2.0	MACROFLOW DIAGRAM			3
	2.1	Nain Routine		
		2.1.1	Reading 12-bit Integration Results Stored	
			on One of the Error Cards	5
		2.1.2	Check Self-Test Results	6
		2.1.3	Service Front Panel Functions	6
		2.1.4	Service Sampler Monitor Panel	7
		2.1.5	Power Monitor Subroutine	7
		2.1.6	Loop Waiting for the Start of a New	
			Waveguide Cycle	7
	2.2	Blanki	ng Time Interrupts	8
		2.2.1	BT Job Assignment	8
		2.2.2	Lag Maintenance	9
		2.2.3	Record Array	10
		2.2.4	BT Error Check	10
	2.3	Data I	nvalid	11
		2.3.1	Interface Disable	11
		2.3.2	Memory Self-Test	11
		2.3.3	Delay/Multiplier Self-Test	11
		2.3.4	Initialize Software for Next Waveguide Cycle	12
		2.3.5	Get V and Sin x Cos Products from Last	
			Waveguide Cycle	12
		2.3.6	Service Exchange	12
		2.3.7	Service Test Delay Lines and Delay Interchange	12
		2.3.8	Remove Dump-to-Storage Flags	13
		2.3.9	Load Delays	13
		2.3.10	Enable Continuum Interfaces	13
		2.3.11	Service Error Lamp	13
		2.3.12	Row 1 Front Panel Lamps	13

3.0 SOURCE OF ADDITIONAL INFORMATION

1.0 INTRODUCTION

This manual will briefly describe the software written to support the system controller in performing continuum and spectral line observations with the VLA correlator system.

The system controller is a 16-bit microprogrammable microprocessor with an instruction set of about 75 computer like commands. The system controller is provided with observational parameters by the Modcomp computer, SPECTRE.

The system controller software can operate in three modes;

- 1) idle mode,
- 2) setup mode, and
- 3) observing mode.

In idle mode the system controller has only limited duties. It performs various front panel display functions such as providing drive to the 27 x 27 and 4 x 5 LED front panel arrays, supporting the front panel step and clear switch functions, and checks the various front panel error files for data to be flagged by red LED's in the 4 x 5 array. The system controller also responds to any commands from either SPECTRE or the local CRT during idle mode. Idle mode is entered via three conditions;

- 1) upon exit from an initial program load,
- 2) upon a station reset, and,
- 3) via an END observation command.

Setup mode is entered in response to a SETUP mode command and can be entered from either the idle or observing modes. Upon entering setup mode the system controller will clear out, from its memory, any trace of old observing parameters in expectation of receiving a complete set of new parameters. Once this clear-out is complete the software will revert to performing only those duties it normally performs in idle mode.

Observing mode is entered in response to a START mode command. This command tells the system controller that all pertinent modes have been received and that it may now configure the equipment so as to support the desired observation. Having configured the system properly, the system controller then starts performing all tasks necessary to support the observation.

The sequence of events to start an observation is thus to;

- either load the system controller software initially and issue a SETUP command, or, if the system controller is already loaded, simply issue the SETUP command (whether the system is observing or in idle mode);
- 2) issue all required mode commands such as:
 - antenna mode, i.e., continuum, single band spectral line, two-band spectral line, etc., on an antenna basis;
 - b) integrator modes;
 - c) recirculation parameters if any antennas are to observe in spectral line;
 - a full set of delay line delays if the very first dump of correlation products is expected to be valid; and
- 3) issue START mode command.

At the end of the observation an END observation mode command will allow the system controller to put all delay lines in their lowpower state to conserve about 5 kW of power. This END mode command is not necessary, its only function being in saving energy and in lowering the equipment operating temperature.

Note that the term "observation" as used above is not an observation in the astronomical sense, i.e., a single stay time on a single source, but the period the VLA does observing with a given set of correlator parameters.

The system controller observing program has been given the drawing number A13800F2. Software written for the Intel 8035 CRT processor has been given the drawing number A13800F3.

It is assumed that readers of this manual have some knowledge of the VLA correlator system hardware: this hardware is described in detail in VLA Technical Report No. 45.

The software described in this manual is Revision F of the delay/ multiplier observing program. The software revision letter is stored in memory location 0007 which can be inspected by using the F3-R CRT function.

2.0 MACROFLOW DIAGRAM

Drawing C13800B9 (Figure 2-1) is a macroflow diagram of the VLA correlator observing program. As stated in the introduction, the system controller has few duties in idle mode and most of the duties illustrated in C13800B9 are performed only when observing. These duties may be divided into two categories, those duties performed during the approximately 50-msec data valid portion of the waveguide cycle and those performed during the approximately 1.5-msec data invalid period. In addition, the data valid tasks may be subdivided into tasks performed in the main routine and to tasks performed in response to interrupts. Below is a summary of the recurrent tasks performed by the system controller during observing mode;

- 1) Data valid, main routine
 - a) enable interrupts;
 - b) read error card data, if required;
 - c) read error card self-test results, if required;
 - check self-test results against predicted values, if c) above performed;
 - e) clear error files, if front panel clear switch is depressed;
 - f) step the 4 x 5 LED array pointer (green) LED, if front panel step switch is depressed;
 - g) service the sampler monitor panel, if able;
 - h) check the system power status;
 - i) loop waiting for the start of a new waveguide cycle and then return to a) above.
- 2) Data valid interrupt subroutines
 - a) blanking time interrupt;
 - support interface software requirements (see Appendix III of the VLA Technical Report No. 45 for interface maintenance requirements);
 - ii) support drive to both the 27 x 27 and 4 x 5 front panel LED arrays;
 - iii) support integrator memory-to-storage memory dump;
 - iv) support 19.2-Hz cycle counter;

- v) support spectral line recirculator lag generation requirements;
- vi) support storing of 92.16-µsec 12-bit results if required;
- b) support Modcomp interrupts;
 - i) receive delay values;
 - ii) receive mark dump time commands;
 - iii) provide V_s values;
 - iv) provide information on detected errors;
 - v) respond to miscellaneous commands/requests;
- c) support miscellaneous CRT commands/requests.
- 3) Data invalid tasks
 - a) disable interfaces;
 - b) do integrator self-test;
 - c) initialize software for next waveguide cycle;
 - d) get V and 50-msec sin x cos results from last waveguide cycle;
 - e) service exchange requirements;
 - i) service input MUX, if required;
 - ii) service output MUX and institute exchange, if required;
 - f) provide delay values to test delay lines;
 - g) support interchange delay routine, if necessary;
 - h) run self-test 92.16-µsec integration;
 - i) restore system to observing configuration;
 - j) load delays;
 - k) enable continuum interfaces.

In the pages that follow the descriptions of the major items of drawing C13800B9 will be presented. These descriptions will follow both the C13800B9 drawing and the program coding sheets and will be given only in gross detail.

2.1 Main Routine

Execution of the main routine begins upon either the initial program load, or a station reset. at memory location (LOC) 0000. The first task performed, between LOC 0010 and 001A, is to load interrupt vector locations into the interrupt registers.

LOC 001B branches to the routine that cleans out errors in the error files. This routine will be described in more detail later.

LOC 001E branches to the routine that ends an observation. The only reason to go to this routine is that it will shift-out delay words to all delay lines that result in their going to the low-power state. This routine will also be described later.

LOC 0020 is the start of the main routine waveguide cycle loop. This loop extends from LOC 0020 to LOC 006B and is run once per 19.2-Hz waveguide cycle. This loop is executed for the most part with interrupts enabled and consists entirely of nonessential, although useful, tasks. All essential software tasks, i.e., tasks absolutely necessary for supporting the observation, are performed in interrupt routines with interrupts disabled. The main routine tasks consist of self-test results analysis, self-heal considerations, supporting the front panel error display, servicing the sampler monitor panel, and other useful and desirable but still nonessential functions.

2.1.1 Reading 12-Bit Integration Results Stored on One of

The Error Cards

The routine at LOC 17C8 will shift-in, via the serial I/O card, a 27 x 27 block of 12-bit 92.16-µsec integration results that were stored, in real time, in one of the four error cards (see logic diagram D13800L21 and Section 4.7.1.3 of Technical Report No. 45). The routine at LOC 17C8 can be entered from either LOC 002B or LOC 0032, since the storage of 12-bit results on the error card can result from either:

 self-test; if self-test is enabled, a test 92.16-µsec integration is run during data invalid and a 27 x 27 block of the results of this integration is stored on an error card. Entry into the LOC 17C8 routine to read these results is made from LOC 0032.

2) observational storage; the 12-bit 92.16-µsec results may be stored for inspection if desired, in troubleshooting for example, by i) disabling self-test, ii) storing the quadrant, array and blanking time to be inspected in LOC 1D01, 1D02 and 1D03 respective, and iii) reading the results via the local CRT F3-W, X, Y, or Z options (see Section 7.5.2 and Figure 29 of TR 45). Entry into the LOC 17C8 routine is made from LOC 002B.

Both of these potential tasks are bypassed in idle mode via the conditional branch at LOC 0021.

2.1.2 Check Self-Test Results

If the system is in observing mode and if self-test is enabled, the branch at LOC 003B will cause execution of the main self-test subroutine beginning at LOC 1500. This subroutine will test the 27 x 27 array of results, shifted in as described in Section 2.1.1, against predicted, will report discrepancies to SPECTRE and insert them into the front panel error files, and analyze the pattern of failures to see if a problem exists that can be healed by exchanging a test delay/recirculator path for a dedicated delay/recirculator path.

2.1.3 Service Front Panel Functions

Three front panel related subroutines may be executed following self-test.

- LOC 003D, clear front panel error files if front panel clear switch is depressed. Execution of this subroutine begins at LOC 186A.
- 2) LOC 003F, error search. This subroutine, beginning at LOC 1886, will search the 20 error storage files for any error indications (any logic one bit in any of the 54 16-bit words that comprise each file). Any of the 20 files that contain errors are marked by illuminating corresponding red LED's in the 4 x 5 LED front panel array.

3) LOC 0045, step front panel pointer LED if front panel step switch is depressed (pointer LED is the single green LED in the 4 x 5 LED front panel array). This subroutine has a 5 waveguide cycle software delay so if the step switch is pressed and left pressed the pointer LED will shift right at about a 4 place per second rate (if the switch is pressed for longer than about 8 seconds, lamp test is entered and all LED's come on).

2.1.4 Service Sampler Monitor Panel

The sampler monitor panel is the rack panel located just above the channel A samplers. Sampler parameters, such as digital output duty cycle or sin x cos product, can be requested via front panel switches with the parameters displayed on an analog meter on the panel. The software that senses the switch positions and delivers the requested parameter starts at LOC 0A48 and is entered via the branch at LOC 004D. The branch is conditional and the 0A48 subroutine is performed in observing mode only.

2.1.5 Power Monitor Subroutine

Conditional branches at 0053 (for quadrants 1 and 2) and 0055 (for quadrants 3 and 4) test discrete signals that tell if power is up in the various portions of the system. The system can, via its self-monitoring, recognize a potentionally damaging condition, such as a power supply overvoltage or a high rack temperature, and power down threatened portions of the system. This software subroutine monitors the power status of the system and notifies SPECTRE, via branch at LOC 005E, and sounds an alarm, via branch at LOC 0062, which notifies the 8035 Intel CRT processor which rings the CRT bell. The software delay at LOC 0050 results in a distinctive once- per-second CRT bell sounding if a portion of the system powers itself down.

2.1.6 Loop Waiting for the Start of a New Waveguide Cycle

After all of the tasks above have been finished the software loop 0067 thru 006C allows the system controller to idle away the remaining portion of the current waveguide cycle awaiting the start of a new one.

2.2 Blanking Time Interrupts

The main routine of Section 2.1 is run, except for minor exceptions such as when the serial I/O card must be used, with interrupts enabled. The most important interrupt, from a station maintenance standpoint, is generated by the 92.8-µsec blanking time divider. This divider controls the basic correlation cycle of the system, establishing the 92.16-µsec correlate data — 0.64 µsec put results into storage times.

The software BT interrupt subroutine begins at LOC 0600. The tasks performed in this subroutine can be divided into two categories; tasks that must be performed every BT, and tasks performed only in specific BT(s).

2.2.1 BT Job Assignment

The command at LOC 0602 reads the BT counter to see where in the waveguide cycle execution is currently progressing. The command at LOC 0603 uses the lookup table in the mapping ROM to find out what tasks must be performed in the current BT. This command uses the current BT number (in register RO) to address the mapping ROM, with the resulting lookup entry going into register R4. The job assignment word has the format;

D D D D D D D D D D D J J J J

Data related to Specifies one of 16 specific job job assignments. assignment.

The four-bit JJJJ field is used as an index in LOC 0613 to the lookup table in LOC 0630 thru 063F (0640 thru 064F in idle mode). This table provides a single task to be performed during a current BT interrupt. Below is a summary of job assignments.

1) LOC 0630

For BT's in which no specific job is assigned (most of them), LOC 0630 is the address of a NO-OP.

2) LOC 0631 thru 0635

These 5 job assignments direct the software to perform the various tasks associated with the interface between the multipliers and the integrator.

3) LOC 0636 thru 0638

Three job assignments are associated with the processor front panel. This front panel has a large 27 x 27 LED array which is time-multiplex driven. Approximately once each 5 BT's a 27-bit word to drive a single column of LED is provided via the serial I/O card. Thus to drive all 27 columns takes 27(5) or 135 BT's which is about $\frac{1}{4}$ of the data valid waveguide cycle. Hence in a single 19.2 Hz waveguide cycle the complete display can be driven 4 times for a 80-Hz flicker rate.

The small 4 x 5 LED array is time-multiplexed between the green and red LED functions. By time-multiplexing these diodes, a simultaneous red and green on condition can appear to exist on an LED if appropriate.

4) LOC 0639

The integrator memory-to-storage memory dump is accomplished with specific BT timing by the software via this job assignment.

- 5) LOC 063A See Section 2.3.
- 6) LOC 063B

A software waveguide cycle counter is maintained via this BT job assignment. This counter gives the number of waveguide cycles counted since the start observation command.

2.2.2 Lag Maintenance

One BT task must be performed every BT and hence is not done on a job assignment basis. The routine between LOC 0607 and 0611 will shift-out a new lag program word to the recirculator control cards. As described in the hardware manual, the lag to each recirculator quadrant must change by the respective lag step (four changes necessary) each BT (until the lag returns to zero after going to the max lag). The actual lag program words sent were composed the previous BT in the subroutine at LOC 0700 (entered from command at LOC 0626).

2.2.3 Record Array

As mentioned in Section 2.1.1, item 2, the 92.16- μ sec 12-bit results from the multipliers can be stored in RAM's on the error card for display and inspection via the CRT. This function is accomplished by first stopping self-test, and then storing the BT number of the results to be stored in LOC 1D03. The BT interrupt routine at LOC 0616 will check to see if the BT to be stored is the same as the one currently being serviced and if so will go to the subroutine at 1D0C to effect storage. If no such action is desired, LOC 1D03 will have a number larger than any possible BT (like 7000 hex)stored in it so comparison will not take place.

2.2.4 BT Error Check

Two checks of valid operation is performed in the BT interrupt routine;

1) BT skipped

The software checks, in LOC 0623, to see if the BT currently being serviced is exactly one more than that serviced on the last BT interrupt. If, say, BT 013B had been last serviced and BT 013D is presently being serviced, BT 013C must have been skipped, i.e., the interrupt generated when the BT counter incremented to 013C was not answered (due to a malfunction or to a long task being performed in response, say, to a Modcomp interrupt) and the lags and BT task assigned to that BT were not supported. This error, if detected, is reported to SPECTRE and the Intel CRT processor.

2) BT exceeded

In response to a BT interrupt, the system controller begins serving that interrupt at LOC 0600. The system controller reads the BT counter and when the software supporting that specific BT has been completed the BT counter is again read, in LOC 0620, and the two BT

numbers compared to see if they are the same. If this comparison fails, it means that at least some of the tasks to have been performed in support of the interrupting BT 0135, say, may not have been completed until BT 0136 had started. Hence the 0135 BT was incorrectly serviced and correlator results may have been affected. An error of this type, if detected, is reported to SPECTRE and the CRT processor.

2.3 Data Invalid

One of the BT job assignments in Section 2.2 flagged BT number 544 as the last BT in the current data valid cycle. The job assigned to BT 544 begins execution at LOC 1000 and will result in execution of many small tasks. Below is a summary of these tasks.

2.3.1 Interface Disable

The command at LOC 1001 will result in execution of the subroutine at LOC 0663 which will disable all interface lines.

2.3.2 Memory Self-Test

The memory self-test subroutine at LOC 1060 is entered via the command at LOC 1003. This subroutine will support the memory self-test as described in VLA Electronics Memorandum No. 182.

2.3.3 Delay/Multiplier Self-Test

Portions of the delay/multiplier self-test software are distributed throughout the data invalid subroutine. Below is a summary of the various tasks performed by, or called from, this software.

 Load test N and test lag (located at LOC 1146, called from LOC 1028).
 This software loads a test value of the sample factor

(N = 2 for self-test) and one of the four lags used in self-test.

2) Load test delays (located at LOC 1100, called from LOC 102C).

This software loads all delay lines with one of the four delays used in self-test.

 Load test BT delay (located at LOC 09B3, called from LOC 103A).

See hardware manual Section 4.7.1.2.

- Run test (LOC 1670, called from LOC 1043).
 This software causes the actual self-test integration to be performed and causes the results of the integration to be stored on the error card.
- 5) Restore station to observing configuration (LOC's 067A, 0978 and 09B0, called from LOC's 1047, 1049 and 104B). These routines undo items 1 and 3 above.

2.3.4 Initialize Software for Next Waveguide Cycle

The software between 1008 and 1023 will initialize various portions of the software for the next waveguide cycle.

2.3.5 Get V and Sin x Cos Products From Last Waveguide Cycle

This software, located at LOC 1160 and called from LOC 102E, will shift-in the 50-msec V and sin x cos products from the ST-BT cards.

2.3.6 Service Exchange

The subroutine at LOC 1200, called from LOC 1030, will perform all of the tasks required to;

- parallel a test delay/recirculator path across a dedicated hardware path.
- cause exchange at a recirculator output of the test path for the dedicated path.

2.3.7 Service Test Delay Lines and Delay Interchange

The subroutine at LOC 05DD, called from LOC 1032, will perform two tasks;

- Compute a set of delays to be used in programming the test delay lines. This test delay is computed by subtracting a constant (hex A, for continuum for example) from the delay assigned to a delay line across which a test delay line is paralleled.
- 2) There exists a troubleshooting option in the software whereby the delays assigned to two antennas may be interchanged. This subroutine accomplishes this interchange.

2.3.8 Remove Dump-to-Storage Flags

The subroutine at LOC 10F6, called from LOC 1045, will remove any dump-to-storage flags.

2.3.9 Load Delays

The software at LOC 067A, called from LOC 1047, will load the delays received from SPECTRE during the last data valid period into the delay lines so that they will be effective during the upcoming data valid period.

2.3.10 Enable Continuum Interfaces

When BT 561 is recognized, the subroutine at LOC 0660 is entered via the command at LOC 1054 and continuum interface commands are sent in anticipation of a new waveguide cycle start.

2.3.11 Service Error Lamp

The error lamp is pulsed each waveguide cycle at precisely the same time. Any timing error that causes a missed pulse, or a pulse too soon, will result in an error indication located at LOC 10BC, being called from LOC 1056.

2.3.12 Row 1 Front Panel Lamps

As discussed in Section 2.2.1, item 3, the 27 x 27 LED array is time-multiplexed. The first entry into the subroutine that accomplishes drive into this array is made from LOC 105A.

3.0 SOURCE OF ADDITONAL INFORMATION

The VLA CORRELATOR SOFTWARE MANUAL contains detailed descriptions of each subroutine mentioned in Chapter 2. Table 3-1 is a copy of the complete index for the manual.

Neither the software manual nor the source listing for the System Controller Software will be distributed, but a copy of each will be maintained in the Correlator Room for reference.

TABLE 3-1

CORRELATOR SOFTWARE MANUAL INDEX

1.0	INTH	RODUCTIC	DN	1-1
2.0	MACF	ROFLOW I	DIAGRAM	2-1
	2.1	Main R	Routine	2-3
		2.1.1	Reading 12-bit Integration Results Stored	
			on One of the Error Cards	2-3
		2.1.2	Check Self-Test Results	2-4
		2.1.3	Service Front Panel Functions	2-4
		2.1.4	Service Sampler Monitor Panel	2-5
		2.1.5	Power Monitor Subroutine	2-5
		2.1.6	Loop Waiting for the Start of a New	
			Waveguide Cycle	2-6
	2.2	Blanki	ng Time Interrupts	2-6
		2.2.1	BT Job Assignment	2-6
		2.2.2	Lag Maintenance	2-8
		2.2.3	Record Array	2-8
		2.2.4	BT Error Check	2-8
	2.3	Data I	nvalid	2-9
		2.3.1	Interface Disable	2-9
		2.3.2	Memory Self-Test	2-9
		2.3.3	Delay/Multiplier Self-Test	2 - 10
		2.3.4	Initialize Software for Next Waveguide Cycle	2-10
		2.3.5	Get V and Sin x Cos Products from Last s	
			Waveguide Cycle	2-10
		2.3.6	Service Exchange	2-11
		2.3.7	Service Test Delay Lines and Delay Interchange	2-11
		2.3.8	Remove Dump-to-Storage Flags	2-11
		2.3.9	Load Delays	2-11
		2.3.10	Enable Continuum Interfaces	2-12
		2.3.11	Service Error Lamp	2-12
		2.3.12	Row 1 Front Panel Lamps	2-12

Table 3-1 (Continued)

3.0	SUBROUTINE DESCRIPTION			
	3.1	General Information	3-1	
		3.1.1 Registers	3-1	
		3.1.2 Interrupt Depth	3-3	
		3.1.3 Observing Mode Flag	3-3	
	3.2	Command Support Software	3-4	
		3.2.1 Command Word Decode Execute Subroutine	3-6	
		3.2.1.1 The Utility Package	3-8	
		3.2.1.2 NO-OP	3-11	
		3.2.1.3 Delay/Multiplier Mode	3-12	
		3.2.1.4 Recirculator Mode	3-16	
		3.2.1.5 Integration Mode	3-17	
		3.2.1.6 Observing Mode	3-18	
		3.2.1.7 Delay Value	3-18	
		3.2.1.8 Delay Source/Disable	3-23	
		3.2.1.9 Sampler Disable	3-24	
		3.2.1.10 Mark Dump Time	3-25	
		3.2.1.11 Front Panel Data	3-26	
		3.2.1.12 Remaining Command Word Subroutines	3-27	
	3.3	Observation Mode	3-27	
		3.3.1 Set Up Observation Mode Command	3-28	
		3.3.2 Start Observations	3-31	
		3.3.2.1 Recirculator Program Word Subroutine	3-35	
		3.3.2.2 Driver Program Word Software	3-38	
		3.3.2.3 Various Interface Related Tasks	3-40	
	3.4	Blanking Time Interrupt	3-40	
		3.4.1 BT Interrupt Subroutine	3-40	
	3.5	Interface Software	3-48	
		3.5.1 Calculate ENA to DIS and DIS to ENA Step	3-51	
		3.5.2 Program BT Delay and Line/Continuum Flag	3-53	
		3.5.3 Compute Spectral Line Interface Words	3-55	
		3.5.4 Put Flags Into Interface	3-59	
		3.5.5 Pre-Compute BT 1 and BT 3 Interface Words	3-60	
		3.5.6 Program Interfaces	3-62	
		3.5.7 Spectral Line Interference Maintenance	3-63	

Table 3-1 (Continued)

	3.6	Front	Panel Software	3-69
		3.6.1	Front Panel Clear	3-70
		3.6.2	Front Panel Error Search	3-72
		3.6.3	Front Panel Step Routine	3-73
		3.6.4	Main 27 x 27 Array Drive Subroutine	3-76
		3.6.5	The 4 x 5 LED Array Drive Subroutine	3-78
		3.6.6	Front Panel Data and Parameter Storage Format	3-79
	3.7	Data I	nvalid	3-81
		3.7.1	50 msec Duty Cycle, V_s , and Sin x Cos Products	3-84
		3.7.2	Service Exchange	3-87
		3.7.3	Service Test Delay Lines	3-93
		3.7.4	Load Delays	3-94
4.0	CRT	PROCESS	OR SOFTWARE DESCRIPTION	4-1
APPENDIX I MAPPING ROM				A-I-1
	AI-1	.0 INT	RODUCTION	A-I-1
	AI-2	.0 FIL	E SUMMARY	A-I-1
		AI-2.1	Blanking Time Job Assignment	A-I-2
		AI-2.2	Recirculator Program Word Table Pointer	A-I-4
		AI-2.3	Driver Program Word Table Pointer	A-I-5
		AI-2.4	Spectral Line Interface Table	A-I-5
		AI-2.5	Error Flag Analysis	A-I-6
		AI-2.6	Lag Program Word	A-I-6
		AI-2.7	Self Test Error Cataloging Table	A-I-7
		AI-2.8	Line/Continuum Flags and BT Delay Flags	A-I-7
		AI-2.9	Exchange Table	A-I-8
		AI-2.1	0 Mode vs Composite t x t Predicted Look-up	A-I-8
		AI-2.1	1 Predicted Results	A-I-10
APPENDIX II THE SYSTEM CONTROLLER INSTRUCTION SET			A-II-1	
	AII-	1.0 IN	TRODUCTION	A-II-1
		AII-I	Command Classes	A-II-2
		AII-II	Addressing Modes	A-II-2
		AII-II	I Word Structure	A-II-2

Table 3-1 (Continued)

AII-IV	Register Structure	A-II-2
AII-V S	A and SB Parameters for Branch Instructions	A-II-2
AII-VI	Operation Code List	A-II-3
AII-VII	Mnemonic List	A-II-4
AII-VIII	Discrete Output Bit Assignments	A-11-5
AII-IX	SA and SB Parameters for I/O Operations and	
	and I/O Port Mnemonics	A-11-5
AII-X M	lode Word for Serial I/O Card	A-II-5
AII-XI	CRT Commands	A-II-6
AII-XII	Multiplier Configuration (Continuum)	A-II-7
AII-XIII	HEX-ASCII Table	A-II-7
APPENDIX III COM	MAND WORD FORMAT	A -TTT-1
AIII-1.0 INT	RODUCTION	A-TTT-1
AIII-1.1	Command Word Format	A-TTT-1
AIII-1.2	Function Descriptions	A-III-3
APPENDIX IV SEP	TAL T/O SPECIFICATION	A T17 1
ATV-1 0 INTR		A = 1V = 1
ATV-2.0 SERI		
ATV-2.1	Data Lines	
AIV-2.2	Clock Lines	A = IV = J
AIV-2.3	Control of Serial I/O Card Functions	Δ-IV-4 Δ-IV-5
AIV-2.4	Serial Program Word Formats	A-IV-6
AIV-3.0 SERI	AL PROGRAM WORD FORMATS	A-TV-6
AIV-3.1	Sampler	A-IV-6
AIV-3.2	Delay	A-IV-6
AIV-3.3	Recirculator	A-IV-7
AIV-3.4	Driver	A-IV-9
AIV-3.5	N Register on Recirculator Control Card	A-IV-9
AIV-3.6	Lag Register on Recirculator Control Card	A-IV-10
AIV-3.7	PB Register on Error Card	A-IV-10
AIV-3.8	Samp Panel CLK 1 Register on Error Card	A-IV-11
AIV-3.9	ENA Register on Data Interface Control Card	A-IV-11
AIV-3.10	BT DLY Register on Master Timing Card	A-IV-12

Table 3-1 (Continued)	
AIV-3.11 SC Front Panel 27 x 27 Array Register	A-IV-13
AIV-3.12 SC Front Panel 4 x 5 Array Register	A-IV-14
AIV-3.13 Integrator System Control Register	A-IV-15
AIV-3.14 Error Card RAM Storage (Input to SC)	A-IV-16
AIV-3.15 Samp Panel CLK 2 Switch Register	
(Input to SC)	A-IV-16
AIV-3.16 50 ms SOC: V_s , S x C and Bit Duty Cycle	
(Input to SC)	A-IV-17
APPENDIX V RECIRCULATOR AND DRIVER PROGRAM WORDS	A-V-1
AV-1.0 INTRODUCTION	A-V-1
APPENDIX VI SYSTEM CONTROLLER CRT TERMINAL SOFTWARE	A-VI-1
AVI-1.0 INTRODUCTION	A-VI-1

TABLES

TABLE	3-1	CORRELATOR SYSTEM OBSERVING	
		PROGRAM MEMORY ORGANIZATION	3-2
TABLE	3-2	CORRELATOR SYSTEM MODES	3-14
TABLE	3-3	INTERFACE MAINTENANCE SUBROUTINES	3-50
TABLE	3-4	ENABLE AND DISABLE BT NUMBERS	3-65
TABLE	4-1	PROGRAM ORGANIZATION IN MEMORY	4-3
TABLE	AI-1	EXAMPLES OF τ_{m} AND τ_{o} SIGNALS IN SELF TEST	A-I-11
TABLE	AIII-1	CORRELATOR SYSTEM MODES	A-III-5
TABLE	AIII-2	TABULATION OF MAX LAG AND LAG STEP FOR GIVEN VALUES OF N	A-III-7

