VLA Technical Report No 58 THE DATA SET, MODULE TYPE M1

> D. W. Weber 8/22/86

TABLE OF CONTENTS

TABLE OF ILLUSTRATIONS AND MAJOR DRAWINGS

1.0 INTRODUCTION

2.0 DATA SET DESCRIPTION

- 2.1 Message Format Description
- 2.2 I/O Signal Decsription
- 2.3 Control/Data Interface Description
- 2.4 Data Set Capacity

3.0 DETAILED FUNCTIONAL DESCRIPTION

- 3.1 5 Mhz Clock Detection and Doubling logic
- 3.2 Input Signal Synchronization Logic
- 3.3 Message Detection/Loading Logic
- 3.4 Command Output Logic
- 3.5 Word 1/Word 2 Mux Load Sequence Logic 3.6 Monitor Data Mux Address Formulation
- 3.7 Analog Data Gathering Sequence
- 3.8 Output Data Sequencing Logic
- 3.9 Parity Error Data Readout Logic
- 4.0 ANALOG SUBSYSTEM ALIGNMENT AND TESTS
 - 4.1 Alignment Procedures for A/D Board
 - 4.2 DC Common Mode
 - 4.3 AC Common Mode
 - 4.4 A/D Adjustment and Test
 - 4.5 CMR Test
- 5.0 DATA SET DRAWING LIST
- 6.0 I/O SIGNAL PIN ASSIGNMENTS
- 7.0 SPECIAL MODULE DATA SHEETS

FIGURES

Figure 1	Block Diagram of the Monitor and Control System
Figure 2	Antenna Timing Operations
Figure 3	Central Timing Operations
Figure 4	Message Format
Figure 5	Data Set Logic Flow Diagram
Figure 6	Data Set Block Diagram
Figure 7	Typical MW1 – MW2 Overlay Examples
Figure 8	Data Set Testpoint (J1) Waveforms
Figure 9	Typical Control/Data Interface Logic
Figure 10	Illustrated Parts Breakdown
-	

TIMING DIAGRAMS

TD	1	Input Signal Synchronization Timing					
TD	2	Message Detection - Loading Timing					
TD	3	Command Output Timing					
TD	4	Monitor Data Multiplex Address Clock Phase Generator					
TD	5	Monitor Data Output Clock Generator					
TD	6	Monitor Data Output Clocking					
TD	7	Monitor Data Output Timing, Parity Data Out					
TD	8	Device Interface Command Load Timing					
TD	9	Device Interface Binary Monitor Data Unload Timing					
TD	10	Device Interface Analog Data Timing					

MAJOR DRAWINGS

D13720L44	Model D Data Set Logic	Diagram
D13720L75	Model E Data Set Logic	Diagram
D13720P73	Model D and E Assembly	Drawing
A13720P57	IC Panel Chip Location	Diagram

1.0 INTRODUCTION

This manual describes the operation of the Data Set (DS), module type M1, and was written to serve as the trouble shooting and maintainance guide for this component of the Monitor and Control System (M&C). This manual is an updated version of an earlier Data Set manual; The Handyman's Guide to the Data Set, Module Type M1, VLA Technical Report No 30. Included is interfacing information which may be useful for those who design command or data channels which interact with the Data Set.

The function of the Data Set is to execute computer control command messages and to gather and format monitor data messages for the control computers. The Data Set is typically installed in a VLA electronics rack and services all the devices in the rack which require computer control or monitoring. The Data Set has a large command/data capacity; none of the VLA Data Sets have been used to capacity.

The Data Set is the prime focus of interest in this manual but functions of the Antenna Buffer and Central Buffer are described where it is necessary to explain aspects of the Data Set operation. For a description of these Buffer units, the reader is referred to "Overview of the Monitor and Control System", VLA Technical Report No 44. The Data Sets and devices serviced by them are depicted in Figure 1, the Monitor and Control System Block Diagram. The Antenna, Central and System Buffer manuals. (VLA Technical Reports Nos 59, 60 and 61 respectively) describe the interactions between these buffers and the Data Set. Figures depict the Monitor and Control 2 and 3 System timing relationships. Figure 4 depicts the message formats.

2.0 DATA SET DESCRIPTION

The Data Set is a digital machine which executes time-serial digital control command messages by controlling the states of controlled devices in accordance with the command message arguments. The Data Set also gathers analog and digital monitor data from these devices and formats the data into time-serial digital monitor data messages which are routed to the control computers for diagnostic purposes.

The Data Set is passive; it performs a command or data function only when stimulated by an Antenna, Central or System Buffer. The Buffer emits a stream of command, monitor data and data request messages and depending upon the character of the messages, the Data Set executes the command and monitor data operation.

The command messages originate in the central control computers and are routed to the Data Set via the Serial Line Controller, Central (or System) Buffer, Local Oscillator/Waveguide System (LO/WG), and Antenna Buffer. The monitor data messages are polled from the Data Sets by the Buffers, temporarily stored and then transmitted to the control computers via the Antenna Buffer, LO/WG transmission system, the Central (or System) Buffer and SLC.

The Data Set is packaged in a 1-wide standard VLA module and contains wire-wrapped logic connector boards for the digital logic chips and a removeable (for alignment and test) analog multiplexer and A/D converter PC board. A front panel numeric LED indicates the Data Set address and flashing green and red output activity LEDs indicate monitor data message and malfunctioning signal conditions. Front panel test points permit important logic signals for diagnostic direct observation of purposes. The Data Set physique is depicted in the Data Set Top Assembly Drawing, D13720P73 and the Illustrated Parts Breakdown (Fig 10) in the rear of this manual.

2.1 MESSAGE FORMAT DESCRIPTION

Figure 4 depicts the format of the M&C Command and Monitor Data messages and the "Q" character format. The Data Set accepts and outputs the NRZ form of these messages. All M&C messages are prefixed by an "S" (for start) character which signals that a message immediately follows. The bit rate of the S character is 5 usec/bit and the message bit rate is 10 usec/bit; thus the S character is unique and always distinguishable from message data The message consists of five 8-bit data bytes; the patterns. first byte contains a 5 bit DCS ddress (which can range from 0 to 31, 0 to 37, octal) and a 3 bit Data Set Address (DSA) which can range from 0 to 7. The second byte is the Multiplex Address which designates a particular command or data channel. The third, fourth and fifth bytes are components of a 24 bit command or monitor data argument. In the case of an analog data message, the 24 bit argument consists of two 12 bit values resulting from signals by the the conversion of two analog Data Set analog-to-digital converter. In all address and argument values. the first bit (in time) is the most significant bit.

The "Q" (for query) character is used by the CB, SB and AB to poll data from a Data Set and is sequentially directed to Data Sets via the Buffer's Data Set Command Ports. The bit rate of the Q character is 5 usec/bit.

2.2 DATA SET I/O SIGNALS

- Data Set Input Port, - an optically isolated (in the DS), TTL level input port which receives low-true command and monitor data messages and the data request (Q) character.

- Data Set Monitor Data Port, - a TTL level, low-true monitor data message output to the Buffer.

- Data Tap Port, - a TTL level, low-true output to the Data Tap which may be connected to the Data Set Input Port.

- 5 Mhz, - a 5 Mhz, 1 volt (nominal) clock which drives the Data Set logic. The clock may be either a 1 volt peak, (nominal) sine wave signal from the L8 distribution system or a TTL level clock from the Antenna Buffer.

- Analog Inputs, ALGI-0 .. ALGI-7, - eight differential, +/- 10 volt level analog signal inputs to the A/D converter analog multiplexer from controlled devices.

- Digital Command Output Ports, - three TTL level, low-true command output ports consisting of clock, strobe and data lines and returns.

- Digital Monitor Input Ports, - four TTL level, low-true digital monitor input ports consisting of clock, strobe and data lines and returns.

- SMA-0 .. SMA-3, - four TTL level, low-true lines and returns which are used by devices to decode device select addresses. After the completion of a command or monitor operation, these lines are defaulted to the high (false) state.

- DSA address lines, - three low-true, TTL lines which define the Data Set address. These lines are hard-wired to logic common on the back of the bin to define the Data Set address.

- DCS address lines, - five low-true, TTL level lines to the monitor data output register which define the DCS address of the monitor data message output by the Data Set. These lines have no relevance in Data Sets connected to the Antenna Buffer because the AB dubs the DCS address into the monitor data messages in the process of polling antenna Data Sets. These lines must be hard-wired to ground when Data Sets are used with the System or Central Buffers.

In performing a command operation, the Data Set detects, loads and tests the command message for parity errors. If the message contents satisfy the error detection logic, the Data Set address (DSA) components of the message are compared with the hard-wired (in the bin) Data Set address to determine if the command is If so, then the command information and directed to it. multiplex address are stored for execution of the command. In executing the command the multiplex address is decoded to activate output data, clock and strobe lines causing the command be serially loaded into the multiplex address-designated to The DCS address component of the command message is not device. decoded by the Data Set; the Buffers store only the commands which pertain to their associated antenna so that the Data Sets

need not test for DCS address relevance.

The Data Set is caused to perform a monitor data operation when it detects a Data Request character (Q) emitted by the associated Buffer. The Data Set then gathers digital and analog data which is formatted into a monitor data message along with multiplex address, Data Set address, DCS address, and message parity components. In the case of analog monitor data messages, there are two analog values and only one multiplex address. The multiplex address for the second analog value is implied and is the multiplex address + 1. The monitor data message is then serially output to the Buffer. The monitor data control logic has a 200 microsecond delay for analog data settling and A/D conversion.

The Data Set monitor data sampling operations are time and multiplex address ordered. The Buffer evokes two monitor data messages (MW-1-MW-2) from each Data Set in one VLA machine cycle. The multiplex addresses for the first monitor data (MW-1) message are derived from an address program stored in a programmable read-only-memory (EPROM) which may be programmed to produce any sequence of multiplex addresses within a 192 message period. The EPROM may be programmed to sample channels at rates between 1 sample/10 seconds to 1 sample/VLA machine cycle. The multiplex addresses for the second monitor data (MW-2) message are derived in either of two ways:

1) Sequential mode in which 128 analog signals are sampled twice and 64 digital channels are sampled once over a ten second period.

2) Selected mode in which the multiplex address is set to a fixed channel specified by the control computers. This mode permits intensive (1 sample/VLA cycle) sampling of the designated channel for diagnostic purposes.

The reason that there are two different address-peculiar monitor data messages per VLA cycle is that the control computer operating system uses the EPROM address-designated (MW-1) data for diagnostic and control purposes which are fixed and constant. The second monitor word is provided for investigative and high sampling rate (in the Select mode) monitoring of device functions independent of the control computer programs. Figure 7 depicts typical MW1, MW2 and System overlay relationships.

Commands directed to the Data Set designate the selected address and control Select/Sequential modes. In addition, the EPROM address counter may be initialized to a base value by a Data Set Reset command so that all Data Sets with identical EPROMs sample the same data in any given machine cycle.

The monitor data messages emitted by the Data Set are

rebroadcast by the Antenna Buffer as they are stored in the AB monitor data memory. The rebroadcast data is sometimes called "gossip data". This rebroadcasting enables a Data Tap (see the Data Tap manual for details) to be connected to any Data Set in the antenna for visual display of command or monitor data messages. The Data Set is inhibited from responding to it's own monitor data messages to prevent positive feedback perturbations to the logic.

When the Data: Set detects an error-tainted (ie. parity error), command or monitor data message, parity error detection logic inhibits the execution of the message (if it is a command); the multiplex and Data Set address of the error-tainted message are stored for future monitor data readout by multiplex address 200 A flag bit is set if the error is detected in the (octal). multiplex address component of the message. A binary counter in error data logic counts the parity errors that occurred in the the intervals between address 200 data readout messages. The counter is reset to zero as part of the readout process. Because the Data Set is unable to respond to it's own monitor data messages, it cannot test or report it's own malfunctioning output.

Analog data is multiplexed in the Data Set by an 8 channel differential input multiplexer-buffer amplifier. Each of these inputs is (typically) driven by an 8 or 16 channel single-ended or differential multiplexer located in the modules serviced by the Data Set. The lower four bits of the multiplex address drive the remote multiplexer and the next three bits drive the eight input Data Set multiplexer. The multiplex address is incremented after the first analog to digital conversion so that the second analog data channel can be selected and converted.

The output of the Data Set multiplexer/amplifier drives a sample and hold unit which "holds" the analog level constant for the analog to digital converter. The Data Set conversion control logic provides a 30 microsecond settling delay for the analog signal before it is held; the A/D converter causes the data to be loaded into a storage register for subsequent readout when the monitor data is output.

The major specifications of the analog multiplexer - A/D converter are:

Analog input range - +10.235 to - 10.240 Multiplexer "on" input impedance - 100 megohms Analog settling delay - 30 microseconds Multiplexer "on" resistance - 2 Kohms/line A/D conversion period - 50 microsaconds Common moderejection - > 60 db with a 1 Kohm source unbalance Conversion code - 12 bit 2's complement binary, 5 mv/bit Settling time - < 4 microseconds to .01% of full scale Cross talk - < 1mv, P-P @ 10 Khz Input over voltage tolerance - 35 V, max

2.3 MODULE CONTROL/DATA INTERFACE

Each module serviced by a Data Set contains a small control/data interface driven by the Data Set which decodes addresses and accepts and stores command information. Under control of the Data Set, the control/data interface samples the device binary states and serially unloads it to the Data Set. Analog data is routed to the Data Set A/D converter by either single-ended differential analog multiplexers or in the interface. control/data Many different implementations of control/data interfaces are possible to service command, analog binary data channels. The most general or implementation incorporates all three functions and consists of about 13 chips which can decode and store a 24 bit command, load and output 24 bits of binary data and multiplex 8 channels of differential Figure 9 shows the logic diagram of a typical analog data. control/data interface. In effect these control/data interfaces are an extension of the Data Set logic. The use of these interfaces located in the various VLA functional modules enables the Data Set to service a great many command and data channels. Figure 9 depicts the analog and digital circuitry of a typical Control/Data Interface

2.4 DATA SET CAPACITY

The full command/data capacity of the Data Set is:

- 1) 128 analog channels, converted to 12 bit 2's complement digital values.
- 2) 64 channels of 24 bit binary data (1536 bits).
- 3) 48 channels of 24 bit binary command (1172 bits).

The following table shows the Address/Function assignments:

MULTIPLEX ADDRESS* FUNCTION

CAPACITY

0 20	to to	17 37	Analog data input, ALGI-0 Analog data input, ALGI-1	16 channels
40	to	57	Analog data input, ALGI-2	1
60	to	77	Analog data input, ALGI-3	Í
100	to	117	Analog data input, ALGI-4	i
120	to	137	Analog data input, ALGI-5	İ
140	to	157	Analog data input, ALGI-6	i
160	to	177	Analog data input, ALGI-7	16 channels
200			Parity data readout	
201	to	217	Binary monitor data, DIGI-0	15 channels
220	to	237	Binary monitor data, DIGI-1	16 channels

240		257	Binary monitor data, DIGI-2	l
260	to	277	Binary monitor data, DIGI-3	ł
300			Set MW 2 to select mode	
301			Set MW 2 to sequential mode	
302			Reset EPROM address counter	
303	to	317	Reserved for future Data Set use	
320	to	337	Binary command, DIGO-0	16 channels
340	to	357	Binary command, DIGO-1	1
360	to	377	Binary command, DIGO-2	i

* addresses in octal notation

3.0 DETAILED FUNCTIONAL DESCRIPTION

This section contains a description of the theory of operation and is broken into sections which are keyed to the Data Set Block Diagram, (Figure 4). The Data Set logic is straightforward and easily grasped by those with digital backgrounds, therefore the logic descriptions in the sections are brief and emphasize the most important aspects of the logic rather than exhaustive discussions of the function performed by each logic element. The order of increasing logic discussed in the is functional dependency.

Figure 8 depicts the waveforms which may be observed on the front panel test point connector.

The reader should study the timing diagrams referenced by the description as they graphically illustrate logic operations; they are a replica of the timing waveforms which may be observed with an oscilloscope. The timing diagrams are keyed to the signal location designator and pin number. source points by the Important causitive relationships are indicated by arrows from Clocking relationships are implied by an one waveform to others. up or down arrow which indicates the portion of the waveform which causes driven devices to be triggered. Where it is important to the discussion, logic states, timing durations, delays or frequencies are marked on the diagrams. A linear time base is employed in all diagrams but delays may be exxagerated for emphasis of race or delay considerations. Waveform sampling is indicated by arrows, tick marks and the letter S to denote sampling.

The discussions refer to the Model D and E versions of the Data Set which differ in the type of EPROM which stores the data sampling program. The Model D units use an Intel 1702A, (8 bit x 256 byte) word EPROM which must be changed when relocating Data Sets between racks. The Model E units use an Intel 2716 (8 bit x 2 k byte) EPROM which contains all data sampling programs. The three DSA lines (hardwired on the rear panel) select the program appropriate for the rack location, (e.g racks A,B,C,D); this simplifies the logistics of swapping Data Sets. Earlier models of the Data Set were upgraded to levels D and no longer exist. Model E Data Set construction started in the spring of 1986. Logic diagrams for both models are found in the rear of this manual.

3.1 5 Mhz CLOCK DETECTION AND DOUBLING LOGIC

An externally provided 5 Mhz, 1.0 volt peak (nominal) sine wave signal is the clock source for the Data Set. A 72710 analog comparator (A30B) and 7404 inverter square the 5 Mhz signal to drive the harmonic doubler A14 which doubles the 5Mhz clock. The A14 tank circuit rings at 10 Mhz and is "kicked" by the positive-going edge of the drive from inverter A1002. AlO is a 74S04 because of it's high switching speed which produces sharp edged pulses for the harmonic generator. The drive edges are differentiated by the 10 pf/1 Kohm circuit in the MPS 918 base circuit and the positive-going edge provides a narrow current pulse to the transistor base. Inverter A1004 is caused to operate in a quasi-linear region by the 2 Kohm resistor in A14. The output of A1006 is the highest frequency clock source in the Data Set and all clock rates are derived from it. All must be a 74S04; the high switching speed of the Schottky logic is important for the doubler circuit's operation.

3.2 INPUT SIGNAL SYNCHRONIZATION LOGIC

Optically-coupled isolator A30A detects the Data Set command/Q signals from the Antenna or Central Buffers and provides ground isolation between the Data Set and the Buffers. The data is clocked into shift register A25 by the 10 Mhz clock. 1/0 or 0/1data edges are detected by exclusive or gate A2403 which presets counters Al2 and Al3 to a count state of 41. This counter is incremented by the 10 Mhz clock to a count of 90 which then causes the counter to be reset to the 41 state via the 7402 D3004. Timing Diagram 1 depicts the timing relationships. Output A1313 is a 200 Khz waveform whose positive-going edge is delayed 2 usec from the 1/0 or 0/1 signal edges. The 200 Khz signal is the clock for counters Al6 and Al1 and also the sample clock for shift register A18. The purpose of this delay is to sample the input signal at the approximate center of the S character bits. A 1 Mhz clock is tapped off counter A1211. The use of this clock is discussed later.

3.3 MESSAGE DETECTION/LOADING LOGIC

Shift register A18 is serially loaded with the input data stream by the phase adjusted 200 Khz clock from A1313 described above. Gates A2610 and A2710 detect a data request message (Q) or a start of a command or monitor data message (S) in shift register A18. When the last 8 bits of the Q character are loaded into A18, gate A2610 goes true for 5 usec. This Q detection initiates the monitor data gathering sequence described later.

Similarly gate A2710 goes true for 5 usec when the last 8 bits of the start (S) character are loaded into A18. This S detection activates the message load counter consisting of flip-flops B2106 and synchronous counters A16 and A11. The counter generates 45 shift clocks to serially load the message into the message input registers B30, B25, B15, and B10. See timing diagram 2 for Counter A16 operates with a radix of 9 to program a details. parity test of the message data on a byte by byte basis. The parallel contents of register B30 are presented to B26, а parallel parity generator/checker, and at the count of 9 the output of B26 will enable the J input of flip-flop B2110. If there is a parity error, B2110 will be clocked true. At completion of the loading sequence, the counter is shut off At the by the fall of All11 which also triggers one-shot C1810. The strobe output of C1810 causes parity error data to be stored in the error data register (discussed later) if a parity error occurred in the message.

If the message passes the parity test, the C1810 strobe is enabled onto comparator B8 which compares the message Data Set address with the hard-wired (in the bin) DSA. If the addresses agree, B8 A-B output passes the B2110 strobe to gate B2914 which further tests the message to determine if it a command by anding mux address bits 128 and 64 which are both true for command messages. This test is necessary because the message could be a rebroadcast monitor data message which is of no consequence to the Data Set other than the parity test.

If the message is a command message addressed to the Data Set in discussion, then the 24 command argument bits are parallel loaded into registers B24, B19 and B14. The Cmd busy flip-flop B1111 is also set by B2914. The command multiplex address is caused to be stored in the multiplex address register A15 and A2 via multiplexers D21, D22, D26 and D27. The multiplexers are pointed to the portions of the message loading registers which the command multiplex address by gates contain D0506/10, and the Cmd Busy flip-flop B1111. D2406/10 The mux address is strobed into registers A15 and A2 by the trailing edge of one C3009 is triggered by the trailing edge of one shot shot C3009. C1810 and provides 100 ns of delay to enable the mux address to propagate through the multiplexers and stabilize at A15 and A2 before being clocked by C3009. If a parity error should occur, C1807 shot is triggered on to provide a stretched one illumination of the front panel red parity error LED.

Note that the parity test logic operates on <u>both</u> command and monitor data messages and causes error data to be stored for both types of messages. Thus a parity error in a monitor data message is heard by all Data Sets in the antenna and is multiply reported. Also note that the DCS address is not tested or used in the loading process other than in the parity error tests.

3.4 COMMAND OUTPUT LOGIC

In the previous section we saw how the command messages were loaded, error tested and parallel stored. The storage process is completed by about 200 ns after the last load shift clock. The 24 command argument bits are immediately unloaded to the command destination which leaves the the message loading circuitry free to accept the next message which may immediately follow. The unload operation is initiated by gate B22914 (mentioned above) which sets control flip flops B1105 and C1511. B1105 enables counters B17 and B22 to count out 24 100 Khz shift clocks and one clock time later a strobe pulse. The 24 command argument bits, shift clocks and strobe are enabled to one of three sets of digital outputs by address decoder B12 which is driven by the four high order bits of the multiplex address. The four lower order bits of the multiplex address are decoded by the commanded devices and enable the information output on the three sets of outputs to be loaded and stored. For details on the usage of these signals in a controlled device see Section 6 for an example of a typical command channel logic diagram.

The trailing edge of the strobe pulse resets the Cmd Busy flip flop Bllll. Bllll forces the multiplex address registers A2 and A15 to be cleared via the DS busy gate B0613. Thus the multiplex address storage registers are cleared to address 0 between command operations. Timing Diagram 3 shows the time relationships of the command output logic.

3.5 MW-1/MW-2 AND MUX LOAD SEQUENCE

When a data request character (Q) is detected (see Section 3.3), it toggles D2305 which controls the MW-1/MW-2 steering of the multiplex address multiplexers D21, D22, D26 and D27. D2305 also increments the EPROM address counters D17 and D18. The reader will remember that MW-1 (ie. the first monitor data message evoked by the Buffer in a VLA machine cycle) contains data selected by the program residing in the EPROM. MW-2 is either a computer-specified (ie. associated with selected or sequentially scanned address) а address. The MW-1/MW-2ordering is accomplished by the two one-shots D0405 and D0409, which are triggered by the Q detection gate A2610. The Q characters occur in pairs, (1 pair/VLA machine cycle) and are separated by either 1000 usec or 4.5 milliseconds depending upon drives Buffer the Data Set. One-shot which D0406 is retriggerable with a period of of 5 milliseconds; this is greater than the interval between the Buffer's Q character outputs. This delay causes flip-flop D2305 to be left in the proper state to steer the EPROM address to the address register when the

Buffer requests the first monitor word in the VLA cycle. Shift register D9 is a clock phase generator which generates a time delayed clock to allow the multiplex address enough time to propagate through the address multiplexer to the address storage register. Other functions of the clock phase generator are initialization of the 200 Khz divider A0705, triggering of the output data sequencing logic, loading of the multiplex address, Data Set address and DCS addresses in C22 and C27, and the "S" character bits in registers C24 and C26. Timing diagram 4 shows the clock terms generated by the clock phase generator D9.

Because of it's 24 pin package, the EPROM is physically located on the analog multiplexer - A/D board for packaging convenience.

3.6 MONITOR DATA ADDRESS FORMULATION

Counters D17 and D18 are incremented by the leading edge of the Q detection gate A2610 and have a radix of 192; thus the EPROM address recycle rate is 192 addresses in 10 seconds. Since counters D17 and D18 are incremented by the leading edge of the Q detection gate, the address program contents of the EPROM have about 5 microseconds to settle through the multiplexer before they are loaded into the multiplex address registers A2 and A15 by the logic descsribed above. This same settling time also applies to the Select and Sequential address data.

The Select address data is stored in shift register C21 which is loaded by a command addressed to multiplex address 300 (octal). When this command is detected, the lower 8 bits of the command are shifted into C21 and the Select/Sequential flip-flop is set to the select state. This flip-flop then causes the multiplex address multiplexer to route the selected address stored in C21 to the address registers A2 and A15.

The sequential address is formed by 2-to-1 multiplexers D19 and D20 and full adder D13 under control of gates D2903, D2906, D1203, C1213,C0514 and C0506. The sequential addresses scan all 128 analog addresses twice in ten seconds and the 64 digital addresses once in ten seconds. The digital address scan is broken into two scans of 32 addresses each between analog address scan. The base for the sequential address counter is the EPROM address counter which sequences from 0 to 191 and is incremented once each VLA cycle by the Q detector logic.

The Sequential address algorithm is very simple and involves using the EPROM address counter directly, doubling the counter value and/or adding 64 to the count. The algorithm is depicted on the next page, (Np - Prom address, Ns - Sequential Address):

EPROM address	Sequential address	Rule
counter range	counter range	
0 <- Np <- 63	0 < - Ns < - 126	Ns - 2Np
64 < - Np < - 95	128 <- Ns <- 159	Ns = Np + 64
96 < - Np < - 159	0 < - Ns < - 191	Ns - 2Np
160 <= Np <=191	160<- Ns <- 191	Ns - Np

The control gates enable or inhibit the add 64 and left or no shift logic operations in the adder and multiplexers on the basis on the Prom address counter states. The contents of the multiplex address register are used extensively in the Data Set to control the distribution of monitor data and command output clocks, strobes and data. The lower four bits of the address register are buffered out of the Data Set as low-true lines by After the completion of a command or monitor data buffer A8. message output, the D5 busy logic A17 and B6 force the multiplex address register to the zero state. This makes the sub-mux address assume the zero state; • all control/data interfaces will sense this state. The external analog multiplexers will a11 select the zero address channel and route it to the Data Set ALGI-0 analog input. The Data Set is not perturbed by the presence of this signal since the multiplexer and A/D are inactive.

3.7 ANALOG DATA GATHERING SEQUENCE

Counter C17 and C1605 are enabled by control flip-flop C1611 which is set by the clock pulse generator discussed in Section The multiplex address had been loaded 1 usec earlier in 3.5. multiplex address registers A2 and A15. The counter is incremented by 100 Khz clocks from A0705 to generate sequential control terms for the Sample and Hold unit and A/D Converter. At 30 usec, the Sample and Hold is set to the hold mode; at 40 usec. the A/D start conversion input is triggered by one-shot D1006. After the 50 usec duration conversion, the A/D end of conversion line drops and triggers one-shot D1010 which resets flip-flop A0710 to reset the Sample and Hold unit to the sample mode. Gate C1913 steers the 500 ns one-shot to load the A/D data into shift registers Cl and C2. At 100 usec, counter C17 increments the multiplex address registers (if the mux address is in the analog data address range) which then causes the next sequential analog channel to be selected by the external analog multiplexer. With analog signal, the new the Sample and Hold unit, start conversion, end of conversion and data storage operations occur at 130, 140, and 190 usec respectively. At 200 usec, flip-flop C1610 is reset and the output data shift operation is initiated by setting flip-flop C1505. Gate C1913 generates a binary data strobe which is used to cause binary data sources to paralell load output shift registers for an impending unload shift.

3.8 OUTPUT DATA SEQUENCING LOGIC

The data output operation consists of serially shifting out the DCS, DSA & MUX addresses, A/D data, parity bits and the "S" When the message emerges at the output port it message prefix. will be in the M&C message format. Counters C14 and D16 are incremented by 100 Khz clock pulses from A0705 and generate sequencing and control terms which program the output of the monitor data message. Counter Cl4 operates with a radix of 9 to cause parity data to be output at the appropriate points in the output message. Shift register B27 is a Johnson counter with a radix of 10 and is incremented by 1 Mhz clock pulses from A1211. The counter is initialized to an all zero state by flip-flop When C1505 goes high at the start of the output C1505. sequencing operation, a wave of five "1"s followed by a wave of five "0"s circulate around the register. The gates driven by B27 generate time-phased clocking terms to clock all the monitor data Timing Diagram 5 shows these waveforms and the basic registers. logic. The logic driven by these terms are: parity counter C8, output register C29 and C26, data register C1, C2 C6 and C11, parity error registers B5 and C9 and the binary data channels from the external device controllers. These sample clocks are to avoid race conditions in clocking the long time-phased string of concatenated shift registers; this makes the Data Set very tolerant of logic delays in external binary data channels. Timing Diagram 6 and 7 show the generation and usage of these clock terms. Under multiplex address control, multiplexer C7 selects either the A/D converted data or binary data from a binary data channel in some module serviced by the Data Set. And-or-invert gate D0210 selects either the C7 data mentioned above or the parity eror data from parity data registers C9 and B5. Every ninth count state of counter Cl4, the parity readout control logic (consisting of gates B1310, inverters C2514 and C2502 and flip-flop A1705) causes and-or-invert gate D0206 to steer the parity data from flip-flop C8 into the output data stream.

Gate B0110 causes the clock inhibit flip-flop D1412 to be set at a count of 24 so that the three data registers (ie. converted analog data, parity error data and external binary data register) see only 24 unload clock pulses which is enough to unload them completely. An additional 16 clock pulses are required to bring these bits to the output register C24. This 24 clock pulse count is chosen to permit command channels to operate in a circular shift mode so that the contents of command channels may be read out non-destructively as binary data. Module L7 uses this feature. Counter D16 is preset to a count of 3 which provides sufficient time for all data to propagate through registers C24 and C26 with an additional 45 usec of shift time after the last data has shifted through C24 and C26.

The DS busy flip-flop A1710 is reset at the completion of the

output data shift operation.

An output of flip-flop C1506 is used to inhibit the ability of the Data Set to "hear" it's own output when used with an Antenna Buffer. This inhibit disables the phase adjust term from exclusive or gate A2403 and clears shift register A18 so that the 200 Khz clocks are not phase perturbed by the Data Set's own output (a positive feedback). In addition it inhibits the detection of the S in it's output message.

Buffers A0411 and A0409 drive the data to the Buffer and the Data Out LED respectively.

3.9 PARITY ERROR DATA READOUT LOGIC

In the event that a distorted command or monitor data message is detected by the Data Set, gate B1606 causes the message multiplex and Data Set address components and the error count to be stored in registers B5 and C9. In addition, if the error occurred in byte 2 of the message, gate B0106 sets flip-flop D2311 which is also stored with the data above. In the event that the parity error rate is high, counter B4 counts the number of errors (up to 16) between the error data readouts on multiplex address 200 (octal). Gate D0610 goes true when multiplex address 200 occurs and enables the parity data in registers C9 and B5 to be routed to the output logic via and-or-invert gate C0210. The data is clocked and sampled in the same manner as A/D or digital data from a device interface.

4.0 ANALOG SUBSYSTEM ALIGNMENT AND TESTS

The analog multiplexer - A/D converter board is removeable from the Data Set for alignment and test in a controllable analog and logic environment. This environment is provided by an A/D-mux test fixture, (dwg D13720I45) a high precision adjustable DC source (Fluke 343A), a digital multimeter and an oscilloscope.

The A/D-mux test fixture has a dual bus switching structure and several analog signal sources. Control and conversion logic sequences the multiplex address, triggers the sample/hold unit and A/D converter and displays the converted digital value and mux channel. The timing of these terms is identical to those in the Data Set. Control switches permit the multiplex address to sequence or be set at any channel. These switches also permit the selection of continuous or manually triggered conversions and the use of the various alignment and perturbation sources. 4.1 ALIGNMENT PROCEDURE FOR A/D BOARD

1. Set the front panel switches of the test fixture as follows:

CMP/LC	-	LC
SCAN/SEL	-	SEL
MANUAL ON/OFF	-	OFF
BUS A O-JO	-	0
BUS A DIFF/COMM	-	DIFF
BUS A +/-	-	+
BUS B 0-50	-	0
BUS B DIFF/CM	-	DIFF
CHANNEL SELECT	-	CH 0
BUS A SOURCE	-	GND
BUS B SOURCE	-	GND

Set all channel switches to BUS A.

Plug an A/D board (component side up) into the top socket and set the power switch to on.

2. Connect a 4 digit Data Precision DVM between the S/H out and the analog ground test points and adjust the S/H offset pot for a reading of 0.0000 volts.

3. Move the DVM to the analog out test point and adjust the zero adjust pot for 0.000 volts.

4. Remove the DVM and adjust the ADC offset pot for a tester display of 0.000 volts.

4.2 DC Common Mode

1. Set the BUS A DIFF/COM switch to CM. Set the BUS A source to 100 Hz square wave. Switch the desired channel to BUS A and all others to BUS B (GND). With a scope of at least 5 MV/cm sensitivity connected between the analog out and analog gnd terminals, adjust the DC CMR pot for the minimum signal.

4.3 AC Common Mode

1. Using the procedure outlined above, set the BUS A source to a 1 Khz sime wave and adjust the AC CMR pot.

2. Repeat the DC CMR adjustment of 6.2 to insure proper AC and DC CMR alignment.

4.4 A/D Adjustment and Test

1. Set the BUS A DIFF/CM switch to DIFF and the BUS A source to external. Apply a precision DC reference between the BUS A Hi and Low terminals.

2. Set the reference to +10.000 volts and adjust the ADC gain

pot for a panel reading of 10.000 volts.

3. Set the reference to 0.000 volts and adjust the ADC offset pot for a panel reading of 0.000 volts. Return to step 2 and repeat the 2/3 sequence until no further adjustment is necessary.

4. Using the test data sheet, Figure 10, vary the external reference from +10.000 to -10.000 in 1.0 volt increments and record the displayed values.

4.5 CMR Test

1. Install a 1 Kohm resistor between the BUS A Hi and Low terminals. Connect the selected channel to BUS B.

2. Set BUS A source to external. Set RSA and RSB switches to 0 resistance. Set A and B +/- switches to +. Set A and B CM/DIFF switches to CM.

3. Set BUS B source to 1 k, and note the converted value.

4. Set BUS B source to 1 volt and record the value.

5. Set BUS B source to 10 volts and note value.

6. Calculate and record the followint values:

CMMR(db) = 20 log <u>| (step 3 - step 4) |</u> 1 volt

CMMR(db) = 20 log <u>| (step 3 - step 4) |</u> 10 volts

In handling the A/D board, it is very important to avoid touching the PC board contact fingers as human skin oil and salts may contaminate and corrode the edge connector contacts on the board and in the Data Set. Board contact plating often is porous and skin oils and salts can form corrosion products which will cause unreliable electrical contact in a few months. If the contact fingers are touched, the contact area should be thourougly cleaned before installing the A/D-mux board in the Data Set.

16

DATA SET MUX-A/D BOARD TEST DATA

	Serial #	
Date	Test by	
A/D Ser #	Installed in Data Set Ser #	Date
Input Volts	<u>Converted Value</u> Error, MV	
+10.000		
+9.000		
+8.000		
+7.000		
+6.000		
+6.000		
+5.000		
+4,000		
+3.000		
+2.000		
+1.000		
0.000		
-1.000		
-2.000		
-3.000		
-4.000		
-5.000		
-6.000		
-7.000		
-8.000		
-9.000		
-10.000		
CMD all		
CMR, db		

5.0 Major Data Set Drawings Top Assembly Drawings Data Set, Model D Top Assembly Drawing D13720P73 A13720299 Data Set, Model D Top BOM Functional Drawings Data Set, Model E Logic Diagram D13720L75 Data Set, Model D Logic Diagram D13720L44 A13720P57 IC Panel Chip Location Map, Model D & E Wiring Drawings A13720W61 Data Set, Model D Master Wire List A13720W62 Data Set, Model D Hand Wire List A13720W63 Data Set, Model D Machine Wire List A13720W64 Data Set, Model D Connector Pin/Signal Wire List C13720P03 DCS Module Logic Wire-Wrap Field Dim & Notation D13720M97 Data Set Wiring Jig Configuration A13720W44 Data Set J1 I/O Signal Wire List A13720W45 Data Set J3 I/O Signal Wire List A13720W46 Data Set J4 I/O Signal Wire List Mechanical Components Drawings C13720M16 Data Set Front Panel Machining Drawing C13720M15-1, 2 Modification, Rail B13720M18-1 Front Panel Filter, Polarizing B13720M18-2 Front Panel Filter, Clear C13720M17 Insulated Spacer, Rail C13720P68 Insulated Side Panel Ass'y B13720M49 Side Panel Insulation C13720M50 Side Panel, Modified C13720M07 Perf Cover Ass'y B13050M17 Perf Cover Fastener B13050M32 1-Wide 42/34 Rear Panel B13720M46 A/D PCB Connector Support C13720AA51 Data Set Front Panel Silk Screen Artwork Front Panel LED Display Drawings C13720P38 Front Panel LED Display Ass'y A13720Z23 Front Panel LED Display Ass'y BOM D13720M33 Front Panel LED Display Detail B13720AB06 Front Panel LED Display PCB Artwork Burr-Brown Type Mux-A/D Converter Drawings, (Model D DS only) (uses Burr-Brown SDM 853 and Intel 1702 EPROM) D13720P92 A/D Converter Ass'y Drawing A13721Z19 A/D Converter Ass'y, BOM D13720AD20 PCB Artwork D13720AD22 PCB Silkscreen Artwork D13720M55 PCB Drill Drawing D13720AD23 PCB Solder Mask Artwork C13720P93 Prom Carrier PC Board Ass'y

B13720M57 Prom Socket Protector

Analog Devices Type Mux-A/D Converter Drawings, (Model D DS only) (uses Analog Devices AD 363 Analog Input System & Intel 1702 EPROM) C13721P41 A/D Converter Ass'y A13720Z61 A/D Converter Ass'y BOM D13720M91 PCB Drill Drawing C13720AB35 PCB Solder Mask Artwork C13720AB36 PCB Silkscreen Artwork A13720P93 Prom Carrier PC Board Ass'y B13720M57 Prom Socket Protector (note, the PCB artwork for this board was modified to the Model E Data Set version) Analog Devices Type Mux-A/D Converter Drawings, (Model E DS only) (uses Analog Devices AD 363 Analog Input System & Intel 2716 EPROM) D13720S23 Logic Schematic C13720AB48 PCB Artwork D13721M13 PCB Drill Drawing C13720AB49 PCB Silk Screen Artwork A13720P93 Prom Carrier PC Board Ass'y B13720M67 Prom Socket Protector

6.0 Input/Output Signal Pin Assignments J1 - 37 pin Front Panel test D connector J2 - 86 pin Mux - A/D board internal connector J3 - 34 pin Amp Rear Panel connector J4 - 42 pin Amp Rear Panel connector Power Inputs: + 5 Volt logic power - J4 - 10 Logic Common - J4 - 34 + 15 Volt power - J4 - 16 - 15 Volt power - J4 - 17 Analog Gnd - J4 - 42 Address Inputs: - J4 - 18 - J4 - 24 Anta-4 ("16") Anta-3 ("8") - J4 - 20 Anta-2 ("4") Anta-1 ("2") - J4 - 13 Anta-0 ("1") - J4 - 2 DSA-2 ("4") - J4 - 29 DSA-1 ("2") - J4 - 28 DSA-0 ("1") - J4 - 11 Command Message/Q Inputs: Cmd/Q Hi - J4 - 25 Cmd/Q Lo -J4 - 26 Monitor Data Message Outputs: Data to Buffer Hi - J4 - 15 Data to Buffer Lo - J4 - 27 Data Tap Output: Cmd/Data Messages Hi - J4 - 8 Cmd/Data Messages Lo - J4 - 9 Submultiplexer Address Outputs: Signal Pin SMA-0 ("1") J3 - EE SMA-0 Ret J3 - CC SMA-1 ("2") J3 - KK SMA-1 Ret J3 - HH SMA-2 ("4") J3 - DD SMA-2 Ret J3 - FF SMA-3 ("8") J3 - JJ SMA-3 Ret J3 - LL

Command/Data Channel I/O Pin Assignments

Digital Command Outputs

DIGI/O	#0	#1	#2	#3
Addr *	200 - 217	220 -237	240 - 257	260 - 277
Signal				
DIGI-X	J3 - B	J3 - R	J4 - 1	J4 - 19
DIGI-X Ret	J3 - D	J3 - T	J4 - 4	J4 - 22
CLKI-X	J3 - F	J3 - V	J4 - 3	J4 - 21
CLKI-X Ret	J3 -\J	J3 - X		
STRI-X	J3 - L	J3 - Z	J4 - 12	J4 - 23
STRI-X Ret	J3 - N	J3 - BB		

* Address in octal notation

Digital Monitor Data Inputs

Addr *	320 - 337	340 -357	360 - 377
Signal			
DIGO-X	J3 - C	J3 - S	J4 - 35
DIGO-X Ret	J3 - A	J3 - P	J4 - 36
CLKO-X	J3 - H	J3 - W	J4 - 37
CLKO-X Ret	J3 - E	J3 - U	
STRO-X	J3 - M	J3 - AA	J4 - 30
STRO-X Ret	J3 - K	J3 - Y	

Analog Monitor Data Inputs:

Signal			Address *
ALGI-0+	J4	- 14	00
ALGI-0-	J4	- 32	
ALGI-1+	J4	- 33	20
ALGI-1-	J4	- 41	
ALGI-2	J 4	- 7	40
ALGI-3	J4	- 40	60
ALGI-4	J4	- 6	100
ALGI-5	J4	- 39	120
ALGI-6	J4	- 5	140
ALGI-7	J4	- 38	160

* address is in octal notation

.


7.0 SPECIAL MODULE DATA SHEETS
Three different versions of analog multiplexer - A/D Converter
PC board sub-assemblies are used:
1) Burr-Brown - SDM853, used in Model D Data Sets only

2) Analog Devices - AD363KD AIS, with Intel 1702A EPROM; used in Model D Data Sets only.

2) Analog Devices - AD363KD AIS with Intel 2716 EPROM; used in Model E Data Sets only.

Two EPROMs are used for MW1 address programs: the Intel 1702 and 2716 (data acces speed is not a problem, just about any 1702 or 2716 will work). The EPROMs are located on the A/D board because of the chip 24 pin package. When Model D Data Sets are installed in a rack, be sure that the EPROM program is appropriate for the rack location. This consideration does not apply to the Model E Data Sets because the 2716 EPROM contains programs for all racks.

Data Sheets for these devices follow.






FIGURE 1: CONTINUED





FIG. 2 ANTENNA TIMING OPERATIONS



CENTRAL TIMING OPERATIONS





FIGURE 4: DATA SET COMMAND AND MONITOR DATA AND DATA REQUEST MESSAGE FORMATS



NO FURTHER ACTION






FIG. 5 DATA SET LOGIC FLOW DIAGRAM



(D210) (D220) (D230)	0.000 -0.885 -4.630 5.145 3.615	1.095 -0.455 4.490 -4.275 0.000 3.450	DR WORD 0.000 1.545 7.470 3.535	1 DCS=12 3.485 0.000 0.000 -7.510 4.240		-7.520 0.990 0.095 6.295	-0.985 0.005 4.640 0.100 5.815 0.005	-0.895 7.465 1.065 4.130 6.150 0.000	MW-1
(A000) (A010) (A020) (A030) (A040) (A050) (A060) (A050) (A100) (A120) (A120) (A120) (A120) (A120) (A120) (A120) (A140) (A150) (A160) (A160) (D210) (D220) (D220) (D220) (D240) (D240) (D240) (D270)		HONIT	OR WORD 0.105	2 DCS=12 0.140	2 DS=5				MW-2 SELECT MODE (MUX 022/023 SHOWN SELECTED)
(D210) (D220) (D230) (D240) (D250) (D250)	2EB000 7 000000 0 000000 0 000000 0	$\begin{array}{c} 1.095\\ 0.460\\ 0.295\\ 1.075\\ -0.455\\ 4.490\\ 0.005\\ 0.000\\ -4.275\\ 0.000\\ -4.275\\ 0.000\\$	00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0 00000 0	$\begin{array}{c} 3.440\\ 0.000\\ 0.105\\ 1.335\\ -0.015\\ 0.005\\ 0.000\\ 0.000\\ -4.710\\ 7.505\\ 4.320\\ 4.255\\ 0.000\\ $	$\begin{array}{c} 0.045\\ 3.505\\ 0.170\\ 0.040\\ 0.000\\ 0.000\\ 5.975\\ 6.965\\ 1.670\\ 0.005\\ 1.670\\ 0.000\\ 0.$	000000 000000 000000 000000 000000 00000	0 00000 00000 00000 00000 00000	$\begin{array}{c} -0.895\\ 7.465\\ -0.010\\ 0.600\\ 4.135\\ 0.000\\ 6.150\\ 0.000\\ 6.150\\ 0.000\\ $	DMP TERMINAL CMD's: Select MW1 Overlay: MW 1 'DCS DS Select MW2 Overlay: MW 2 'DCS DS FREE(Seq. Mode) DS: F DS DCS Select Mode Address: S 'MUX DS 'DCS

Figure 7 (a) TYPICAL MONITOR WORD OVERLAYS



EXAMPLE SHOWING HOW "RAW" DATA SET MONITOR WORD DATA IS EXTRACTED INTO "FORMATTED" OVERLAY DATA.

FIG. 76 TYPICAL MONITOR WORD OVERLAYS


<u>Jl Pin</u>	<u>Signal</u>	Comment	$\frac{+3.5 = HI}{Gnd} = LO$	14	192EN	DS Int Cmd En	230 µ5
1	+5SYNC	+5 VDC	DC, +5				
2	GNDSYNC	Logic Conn	DC, Gnd	15	DSSEL	Message Directed to Data Set	(00 n S
3	anmon	Multiplexe d Analog Dat a	$\frac{MUX}{\mu S} \frac{MUX+1}{S 35 \mu S} \rightarrow -10 V MAX$	16	SER/SEL	Sequential/Select Mode Control	Hi = Sequential Mode Control
4	PARERR	Parity Error Detected		17	CMDCLK	Command Output Shift Clock, 24 Pulses	6 µS 4 µS
5	DTAOUT	Monitor Data to Buffer	Monitor Dat a Message, Hi-Tru e	18	RSPPOM	Reset Prom Address Register	250 µS
6	DSINP	Data Set	Cmd/Monitor Messages, Lo-True	19	A/DSC	A/D Converted Start Conversion	500 n S
7	CLKDIN	Clocked Input Message	Cmd/Monitor Messages, Hi-True	20	DSCLK	Binary Monitor Data Shift Clock	6 yS 4 yS
8	SHFTCLK	Input Message Load Clock		21	BINSTR	Binary Monitor Data Load Store	
9	SHFTEN	Input Message Shift Enable	450 y S	22	DINDTA	Binary Monitor Data Input to Data Set	Low True Serial Waveform
10	SDET	Cmd/Mon Message Detected	542	23	CMDSTR	Cmd Chan Load Strobe	5µ\$
11	QDET	Data Request Message Detected	SμS	24	5mhz	5 MHz detector Output	
12	SERCMD	Output Cmd Information	10 µs/Bit, Lo-True	25	10mHZ	Doubled 5 MHz	
13	ADEOC	A/D Conv End of Conversion	<u></u>	26	SMA-4	Mux Address - 4, "16", Hi True	

700 US MON DATA


FIG. 8 DATA SET TESTPOINTS (JI) WAVEFORMS

27	SMA-5	Mux Address - 5 "32", Hi True	250 µS CMDS 700 µS MON DATA
28	SMA-6	Mux Address - 6 "64", Hi True	SAME AS ABOVE
29	SMA-7	Mux Address - 7 "128", Hi True	SAME AS ABOVE
30	SMA-0	Sub-Mux Address - 0 "l", Low-True	MONITOR DATA 10045 OR 59545
31	SMA-1	Sub-Mux Address - 1 "2", Low-True	SAME AS ABOVE
32	SMA-2	Sub-Mux Address - 2 "4", Low-True	SAME AS ABOVE
33	SMA-3	Sub-Mux Address - 3 "8", Low-True	SAME AS ABOVE
34	a/ddata	Converter Analog Data Storage Reg	24 Bits, Low True
35	DSBUSY	Data Set Busy, Executing CMD or Gathering New Data	CMD 250 µS
36	WD1/WD2	Monitor Word 1/2 Control Flip-Flop	
37	PEDATA	Parity Error Data Storage Reg Output	WD2 WD2 WD2 PE Message Data, Hi-True

FIG. 8 - Continued





* ANOTHER 8 CHANNEL DIFFERENTIAL MULTIPLEXER MAY BE ADDED OR 16 CHANNEL SINGLED MULTIPLEXERS SUBSTITUTED IF COMMON MODE VOLTAGES ARE LOW.




F - THIS GATE MUST HAVE AN OPEN COLLECTOR AS THE DIGI-X LINE IS A PARTY LINE WITH THE PULL-UP RESISTOR IN THE DATA SET.


FIG. 9 - TYPICAL CONTROL / DATA INTERFACE LOGIC






TIMING DIAGRAM 1: INPUT SIGNAL SYNCHRONIZATION TIMING







TIMING DIAGRAM 3: COMMAND OUTPUT TIMING




TIMING DIAGRAM 4: MONITOR DATA MULTIPLEX ADDRESS CLOCK PHASE GENERATOR




TIMING DIAGRAM 5: MONITOR DATA OUTPUT CLOCK GENERATOR



TIMING DIAGRAM 6: MONITOR DATA OUTPUT CLOCKING, START OF DATA OUTPUT




TIMING DIAGRAM 7: MONITOR DATA OUTPUT TIMING, PARITY DATA OUTPUT




S = CONTROLLER SAMPLES (ie. LOADS SHIFT REG.) CMD INFO. AT THIS POINT

TIMING DIAGRAM 8 - CONTROLLER COMMAND LOAD TIMING



* THERE ARE 3 PAUSES IN CLKI-X AT 9 BIT INTERVALS TO PERMIT DATA SET TO MERGE PARITY DATA INTO MONITOR DATA WAVEFORM.

TIMING DIAGRAM 9: CONTROLLER BINARY MONITOR DATA UNLOAD TIMING



TIMING DIAGRAM 10 - CONTROLLER ANALOG DATA TIMING

int_er

2716 16K (2K x 8) UV ERASABLE PROM

Fast Access Time

- 2716-1: 350 ns Max.
- --- 2716-2: 390 ns Max.
- 2716: 450 ns Max.
- 2716-5: 490 ns Max.
- 2716-6: 650 ns Max.
- Single +5V Power Supply
- Low Power Dissipation
- Active Power: 525 mW Max.
- Standby Power: 132 mW Max.


The Intel 2716 is a 16,384-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2716 operates from a single 5-volt power supply, has a static standby mode, and features fast singleaddress programming. It makes designing with EPROMs fast, easy and economical.

The 2716, with its single 5-volt supply and with an access time up to 350 ns, is ideal for use with highperformance +5V microprocessors such as Intel's 8085 and 8086. Selected 2716-5s and 2716-6s are also available for slower speed applications. The 2716 also has a static standby mode which reduces power consumption without increasing access time. The maximum active power dissipation is 525 mW while the maximum standby power dissipation is only 132 mW, a 75% savings.

The 2716 uses a simple and fast method for programming—a single TTL-level pulse. There is no need for high voltage pulsing because all programming controls are handled by TTL signals. Programming of any location at any time—either individually, sequentially or at random is possible with the 2716's single-address programming. Total programming time for all 16,384 bits is only 100 seconds.

	A, U 1 A, U 2 A, U 3 A, U 4 A, U 5 A, U 5 A, U 7 A, U 6 0, U 10 0, U 11 DND 12	2716	2200	A + Vpp OE A 10 CE 07 0 4 0 3 0 4
--	--	------	------	--

PIN NAMES						
ADDRESSES						
CHIP ENABLE						
OUTPUT ENABLE						
OUTPUTS						



Pin Compatible to Intel 2732A EPROM

Simple Programming Requirements

- Single Location Programming

- Programs with One 50 ms Pulse

Inputs and Outputs TTL Compatible

During Read and Program

Completely Static

PROGRAMMING CHARACTERSITICS

int

D.C. PROGRAMMING CHARACTERISTICS:	$T_A = 25^{\circ}C \pm 5^{\circ}C, V_{CC}^{(1)} = 5V \pm 5\%, V_{PP}^{(1,2)} = 25V \pm 1V$
-----------------------------------	--

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
lu	Input Current (for Any Input)			10	μA	VIN = 5.25V/0.45
IPP1	Vpp Supply Current			5	mA	CE = VIL
IPP2	Vpp Supply Current During Programming Pulse			30	mA	CE = VIH
lcc	V _{CC} Supply Gurrent			100	mA	
V _{IL}	Input Low Level	-0.1		0.8	V	
VIH	Input High Level	2.0		Vcc+1	v	

A.C. PROGRAMMING CHARACTERISTICS: TA = 25°C ± 5°C, VCC^[1] = 5V ± 5%, VPP^[1,2] = 25V ± 1V

Symbol	Parameter	Min.	Тур.	Max.	Unita	Test Conditions*
tas	Address Setup Time	2			μ 8	
tOES	OE Setup Time	2			μ\$	
tos	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	2			μs	
^t OEH	OE Hold Time	2			μs	
1 _{DH}	Data Hold Time	2			μ\$	
tDFP	Output Enable to Output Float Delay	0		200	ns	CE = VIL
¹ OE	Output Enable to Output Delay			200	ns	CE = VIL
lpw	Program Pulse Width	45	50	55	ms	
IPRT	Program Pulse Rise Time	5			ns	
^t PFT	Program Pulse Fall Time	5			ns	

***A.C. CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%)	
Input Pulse Levels	0.8 to 2.2V
Input Timing Reference Level	0.8V and 2V
Output Timing Reference Level	0.8V and 2V

NOTES:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}. The 2716 must not be inserted into or removed from a board with V_{PP} at 25 ±1V to prevent damage to the device.
- The maximum allowable voltage which may be applied to the V_{PP} pin during programming is +28V. Care must be taken when switching the V_{PP} supply to prevent overshoot exceeding this 26V maximum specification.

Figure 1. Pin Configuration

2716

....

.....

Programming of multiple 2716s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2716s may be connected together when they are programmed with the same data A high-level TTL pulse applied to the CE input programs the paralleled 2716s.


Program Inhibit

Programming of multiple 2716s in parallel with different data is also easily accomplished. Except for CE, all like inputs (including OE) of the parallel 2716s may be common. A TTL-level program pulse applied to a 2716's CE input with Vpp at 25V will program that 2716. A low-level CE input inhibits the other 2716 from being programmed.

Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify may be performed with Vpp at 25V. Except during programming and program verify, Vpp must be at 5V.

PROGRAMMING WAVEFORMS



ERASURE CHARACTERISTICS

The erasure characteristics of the 2716 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths In the 3000-4000 Å range. Data show that constant exposure to room-level fluorescent lighting could erase the typical 2716 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2716 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 2718 window to prevent unintentional erasure.

The recommended erasure procedure for the 2716 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 # W/cm² power rating. The 2718 should be placed within 1 inch of the lamp tubes during erasure.

int

2716


CAPACITANCE[4] (TA = 25°C, 1 = 1 MHz)

Symbol	Parameter	Typ. ⁽³⁾	Max.	Units	Test Conditions
CIN	Input Capacitance	4	6	pF	VIN = OV
COUT	Output Capacitance	8	12	pF	VOUT = OV

†A.C. TEST CONDITIONS

Output Load	1 TTL gate and
Input Rise and Fall Times	$C_{L} = 100 \text{pF}$
Input Pulse Levels	0.8V to 2.2V
Timing Measurement Refer	ence Level:
Inputs	0.8V and 2V
Outputs	0.8V and 2V

A.C. WAVEFORMS^[1]



1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

2. Vpp may be connected to VCC except during programming. The supply current would then be the sum of ICC and Ipp1-

3. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.

4. This parameter is only sampled and is not 100% tested.

DE may be delayed up to tACC-IOE after the failing edge of CE without impact on tACC- to the provided from OE or CE, whichever occurs first.

DEVICE OPERATION

The six modes of operation of the 2716 are listed in Table 1. It should be noted that inputs for all modes are TTL levels. The power supplies required are a $+5V V_{CC}$ and a V_{PP} . The V_{PP} power supply must be at 25V during the three programming modes, and must be at 5V in the other three modes.

Read Mode

The 2716 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{OE}) is the power control and should be used for device selection. Output Enable(\overline{OE}) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs tog after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least t_{ACC} -tog.

Standby Mode

The 2716 has a standby mode which reduces the maximum active power dissipation by 75%, from 525 mW to 132 mW. The 2716 is placed in the standby mode by applying a TTL-high signal to the \overline{CE} input. When in standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Output OR-Tieing

Because 2716s are usually used in larger memory arrays, Intel has provided a 2-line control function that accomodates this use of multiple memory connections. The two-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, \overline{CE} (pin 18) should be decoded and used as the primary device selecting function, while \overline{OE} (pin 20) should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

Initially, and after each erasure, all bits of the 2716 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2716 is in the programming mode when the V_{PP} power supply is at 25V and \overline{OE} is at V_{IN}. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50 msec, active-high, TTL program pulse is applied to the \overline{CE} input. A pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec. The 2716 must not be programmed with a DC signal applied to the \overline{CE} input.

Table 1. Mode Selection

Pins Mode	ČE (18)	OE (20)	V _{PP} (21)	V _{CC} (24)	Outputs (9-11, 13-17)
Read	VIL	VIL	+5	+5	Dout
Output Disable	VIL	ViH	+5	+5	High Z
Standby	VIH	X	+5	+5	High Z
Program	Pulsed VIL to VIH	VIH	+25	+5	DIN
Verity	VIL	VIL	+25	+5	Dout
Program Inhibit	VIL	ViH	+25	+5	High Z

intel

ABSOLUTE MAXIMUM RATINGS.

Temperature Under Bias10°C to +80°C	
Storage Temperature65°C to +125°C	
All Input or Output Voltages with	
Respect to Ground+6V to -0.3V	
Vpp Supply Voltage with Respect	
to Ground During Program	

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	2716	2716-1	2716-2	2716-5	2716-6		
Temperature Range	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C	0"C-70"C		
VCC Power Supply ^[1,2]	5V ±5%	5V ±10%	5V ±5%	5V ±5%	5V ±5%		
Vpp Power Supply ⁽²⁾	Vcc	Vcc	Vcc	Vcc	Vcc		

READ OPERATION

D.C. CHARACTERISTICS

Symbol	Parameter	L.	Limits			
	e ar amarat	Min.	Тур. ⁽³⁾	Max.	Units	Test Conditions
<u>lu</u>	Input Load Current			10	μA	VIN = 5.25V
40	Output Leakage Current			10	μΑ	Vour = 5.25V
IPP1 [2]	Vpp Current			5	mA	VPP = 5.25V
ICC1 ⁽²⁾	V _{CC} Current (Standby)		10	25	mA'	CE = VIH. OE = VIL
'cc2 ⁽²⁾	V _{CC} Current (Active)		57	100		DE - CE - VIL
VIL	Input Low Voltage	-0.1		0.8	v	<u> </u>
VIH	Input High Voltage	2.0		Vcc+1	v	
VOL	Output Low Voltage			0.45		I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			v	IOH = -400 #A

A.C. CHARACTERISTICS

_	1	Limits (ns)										
Symbol	Parameter	2716		2718-1		2716-2		2716-5		2716-6		Test
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	_
ACC	Address to Output Delay		450		350		390		450		_	ĈE - DE - VIL
1CE	CE to Output Delay		450	<u> </u>	350	<u>† – – – – – – – – – – – – – – – – – – –</u>	390		490		_	OE - VIL
OE [4]	Output Enable to Output Delay		120		120		120		160			CE - VIL
DF [4,6]	CE or DE High to Output Float	0	100	0	100	0	100	0	100			CE = VIL
1011	Output Hold from Addresses. CE or OE Whichever Occurred First	0		0		0		0		0		$\overline{CE} = \overline{OE} = V_{ L}$



Complete 16-Channel 12-Bit Integrated Circuit Data Acquisition System

FEATURES

Versatility Complete System in Reliable IC Form Small Size

- 16 Single-Ended or 8 Differential Channels with Switchable Mode Control
- Military/Aerospace Temperature Range: -55°C to +125°C (AD3635) MIL-STD-883B Processing Available

Versatile Input/Output/Control Format

Short-Cycle Capability

Performance

True 12-Bit Operation: Nonlinearity ≤ ±0.012% Guaranteed No Missing Codes Over Tamperature Range High Throughput Rate: 30kHz Low Power: 1.7W

Value

Complete: No Additional Parts Required


Reliable: Hybrid IC Construction, Hermetically Sealed. All Inputs Fully Protected Precision +10.0 ±0.005 Volt Reference for External Application

Fast Precision Buffer Amplifier for External Application Low Cost

PRODUCT DESCRIPTION

The AD363 is a complete 16 channel, 12-bit data acquisition system in integrated circuit form. By applying large-scale linear and digital integrated circuitry, thick and thin film hybrid technology and active laser trimming, the AD363 equals or exceeds the performance and versatility of previous modular designs.

The AD363 consists of two separate functional blocks. Each in hermetically-sealed 32 pin dual-in-line packages. The analog input section contains two eight-channel multiplexers, a differential amplifier, a sample-and-hold, a channel address register and control logic. The multiplexers may be connected to the differential amplifier in either an 8-channel differential or 16-channel single-ended configuration. A unique feature of the AD363 is an internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hard-wire programming and permits a mixture of single-ended and differential sources to be interfaced to an AD363 by dynamically switching the input mode control.



AD363

The Analog-to-Digital Converter Section contains a complete 12-bit successive approximation analog-to-digital converter, including internal clock, precision 10 volt reference, comparator, buffer amplifier and a proprietary-design 12-bit D/A converter. Active laser trimming of the reference and D/A converter results in maximum linearity errors of ±0.012% while performing a 12-bit conversion in 25 microseconds.

Analog input voltage ranges of $\pm 2.5, \pm 5.0, \pm 10, 0$ to +5 and 0 to +10 volts are user-selectable. Adding flexibility and value are the precision 10 volt reference (active-trimmed to a tolerance of ± 5 mV) and the internal buffer amplifier, both of which may be used for external applications. All digital signals are TTL/DTL compatible and output data is positive-true in parallel and serial form.


System throughput rate is as high as 30kHz at full rated accuracy. The AD363K is specified for operation over a 0 to $+70^{\circ}$ C temperature fange while the AD363S operates to specification from -55° C to $+125^{\circ}$ C. Processing to M1L-STD-883B is available for the AD363S. Both device grades are guaranteed to have no missing codes over their specified temperature ranges.


SPECIFICATIONS (typical @ +25°C, ±15V and +5V with 2000p F hold capacitor as provided unless otherwise nated)

MODEL	ADJ63K	ADJ63S
ANALOG INPUTS		
Number of Inputs	16 Single-Ended or 8 Differential	
	(Electronically Selectable)	•
Input Voltage Ranges		
Bipolar Unipolar	±2.5V, ±5.0V, ±10.0V	•
Input (Bias) Current, Per Channel	0 to +5V.0 to +10V 250nA max	•
Input Impedance	FJURA MEX	•
On Channel	10 ¹⁺ Ω, 100pF	•
Off Channel	10 ¹⁸ Ω, 10pF	•
Input Fault Current (Power Off or On)	20mA, max, Internally Limited	•
Common Mode Rejection		
Differential Mode	70dB min (80dB typ) @ 1kHz, 20V p-p	•
Mux Crosstalk (Interchannel,		
Any Off Channel to Any On Channel) -80d8 max (-90d8 typ) @ 1kHz, 20V p-p	•
ESOLUTION	12 BITS	•
CURACY		
Gain Error ¹		•
Unipolar Offset Error	±0.05% FSR (Adj. to Zero) ,±10mV (Adj to Zero)	
Bipolar Offset Error	220mV (Adj to Zero)	•
Linearity Error	14LSB max	•
Differential Linearity Error	11LSB max (14LSB typ)	•
Relative Accuracy	±0.025% FSR	•
Noise Error	ImV p.p. 0 to 1MHz	•
MPERATURE COEFFICIENTS		
Gain	±30ppm/°C max (±10ppm/°C typ)	A34
Offset, ±10V Range	±10ppm/°C max (±10ppm/°C (yp)	125ppm/°C max (115ppm/°C typ)
Differential Linearity	No Missing Codes Over Temperature Range	18ppm/°C max (15ppm/°C typ)
GNAL DYNAMICS	e over over remperature Range	
Conversion Time ³	16 m m m (12 m m m	_
Throughput Rate, Full Rated Accuracy	25µs max (22µs typ)	-
Sample and Hold	25kHz min (30kHz typ)	•
Aperture Delay	100m may /\$0m wat	•
Aperture Uncertainty	100ns max (50ns typ) 500ps max (100ps typ)	•
Acquisition Time	toobs were (toobs (3b)	-
To ±0.01% of Final Value	18µs max (10µs, typ)	•
for Full Scale Step		
Feedthrough	-70dB max (-80dB typ) @ Ikliz	•
Droop Rate	2mV/ms max (1mV/ms typ)	•
GITAL INPUT SIGNALS		
Convert Command (to ADC Section,		
Pin 21)	Residue Rules 200-1	
	Positive Pulse, 200ns min Width. Leading	
	Edge ("0" to "1") Resets Register, Trailing Edge ("1" to "0") Starts Con-	
	version.	•
	ITTL Load	•
Input Channel Select (To Analog		
Input Section, Pins 28-31)	4 Bit Binary, Channel Address.	•
	ILS TTL Losd	•
Channel Select Latch (To Analog		
Input Section, Pin 32)	"1" Latch Transparent	•
	"O" Latched	•
	4LS TTL Loads	•
ample-Hold Command (To Analog		
Input Section Pin 13 Normally	"0" Sample Mode	•
Connected To ADC "Status",	"1" Hold Mode	•
	2LS TTL Loads	•
Short Cycle (To ADC Section Pin 14)	Connect to +5V for 12 Bits Resolution.	•
	Connect to Output Bit a + 1 For n Bits	•
	Resolution.	•
	ITTL Load	•
ingle Ended/Differential Mode Select		
(To Analog Input Section, Pin 1)	"O": Single-Ended Mode	•
	"O": Single-Ended Mode "1": Differential Mode JTTL Loads	•

This four-page data summary contains key specifications to speed your selection of the proper solution for your application. Additional lafora


MODEL	AD363K	AD3635
DIGITAL OUTPUT SIGNALS		
(All Codes Positive True)		
Parallel Data		
Unipolar Code	Binary	•
Bipolar Code	Offset Binary/Two's Complement	•
Output Drive	2TTL Loads	•
Serial Data (NRZ Format)		
Unipolar Code	Binary	•
Bipolar Code	Offset Binary	•
Output Drive	2TTL Loads	•
Status (Status)	Logic "1" ("0") During Conversion	•
Output Drive	2TTL Loads	•
Internal Clock		
Output Drive	2TTL Loads	•
Frequency	500kHz	•
INTERNAL REFERENCE VOLTAGE	+10.00V, ±10mV	•
Max External Current	±1mA	•
Voltage Temp. Coefficient	±20ppm/°C, max	•
POWER REQUIREMENTS		
Supply Voltages/Currents	+15V, 25% @ +45mA max (+38mA typ)	•
	-15V, 15% @ -45mA max (-38mA typ)	•
	+5V, 15% @ +136mA max (+113mA typ)	•
Total Power Dissipation	2 watts max (1.7 watts typ)	•
TEMPERATURE RANGE		
Specification	0 to +70°C	-55°C to +125°C
	-55°C to +85°C4	-55°C to +150°C





AD363 Analog Input Section Functional Block Disgram and Pinout

AD363 ADC Section (AD572) Functional Diagram and Pinout



DATA ACQUISITION SYSTEM

FEATURES

- SAVES DESIGN TIME
- RELIABLE 168-hour bake
- . LOW LEVEL OR HIGH LEVEL INPUTS
- SAVES SPACE
- FLEXIBLE Up to four modes of operation
- LOW COST

DESCRIPTION

The SDM853 is a complete 8- or 16-channel data acquisition system in a compact 4.6" x 3.0" x 0.375" metal case. This system differs from most in that it can acquire and digitize low level or high level analog signals. A built-in high quality instrumentation amplifier allows input signal ranges of $\pm 10mV$ to $\pm 10V$. This means that the SDM853 can be connected to low level sensors such as thermocouples and strain gauges without external signal conditioning.

This expandable module accepts either 16 singleended or 8 differential inputs and converts the multiplexed data signals into 12-bit digial words with an accuracy of $\pm 0.025\%$ at throughput rates of up to 33,000 samples per second.

DISCUSSION OF PERFORMANCE

The SDM853 is a complete modular "off the shelf" data acquisition system. With this system it is possible to configure complete data acquisition systems in one-fourth the space for a fraction of the cost previously possible.

These systems contain all the components necessary to multiplex and convert $\pm 10mV$ to $\pm 10V$ analog data into equivalent digital outputs yielding resolutions of $2.4\mu V$ to 2.4mV. The minimum throughput sampling rates are up to 30 kHz for 12 bit and up to 43 kHz for 8 bit resolution. The model SDM853 contains an analog multiplexer which can be connected in a 16 channel single ended or 8 channel differential mode, instrumentation amplifier, sample/hold, 12 bit successive approximation A/D converter and programming logic. The amplifier and sample/hold are not internally interconnected. This allows maximum application flexibility. These systems can be expanded without limit using Burr-Brown's MPC-16S and MPC-8D monolithic multiplexers. Figure 1 shows the components of the SDM853. The system is designed to be mounted on a printed circuit card. The only requirement for system operation are input signals, power and the interconnection of the system components into the desired operating configuration.




FIGURE 1. SDM853 Block Diagram.

ANALOG MULTIPLEXER

Iwo one of eight CMOS analog multiplexers are used to allow user selection by external jumpers of 16 single taded channel or 8 double ended channel operation. In 16 thannel operation the multiplexer may be used in a pseudo differential mode by connecting the amplifier inverting input to a common, remote, signal ground. Channel system is by simulation bit binformed store resettable attraces connect.

INSTRUMENTATION AMPLIFIER

The instrumentation amplifier is a low drift, differential amplifier featuring high speed at gains above unity, and external gain programming with an external resistor. With the gain programming pins open, the gain is unity. Gain may be selected from unity to 60 dB.

	SITAL SPECIAL SPECIAL ATION
Cuts I	
Coding	One standard TTL hiad, pusitive true
and nable	4-bit binary
Clear Enghle	One standard TTL load, negative true, address loaded with strobe inputs
Strobe & Strobe	Une standard TTL load, negative true, address loaded with stroke inputs
Strope W Strope	One standard TTL load, STROBE and STROBE edge trigger the delay timer and clock the address
	counter STROBE must be high to caable STROBE and STROBE must be low to caable STROBE
Count Enable	Two standard TTE loads, pusitive true, logic "0" allows the Stroke inputs to trigger the delay timer, but
	prevents the MUX address counter from being clocked
ADC trigger	One standard TIL load, a positive going edge at TRIG initiales conversion, a negative going edge at TRIG
	initiates conversion, TRIG must be "0" to enable TRIG, TRIG must be "1" to enable TRIG
Short cycle	One standard TTL load, logical I for 12-bit resolution, connected to the N + 2 bit output for N bit
	resolution
Multipleser Enable	
Mutuplever Enable	The standard TTL back to the standard to the
5 D select	Two standard TTL loads, logical I enable multiplexer output and logical 8 turns off all channels
	Two standard TTI, loads, logical t enables 16 channel singloended operation and logical Denable Richannel
	differential operation
	DIGITAL OUTPUT SPECIFICATIONS
Data outputs	
Parailei 81, 81 812	2 Standard TTI, loads, negative true
Serial out	2 Standard 111 loads, negative true, time serial data output beginning with B1, (see timing diagram)
Address outputs	5 Standard I'FE loads, positive true, 4-bit binary code, internal 2kl1 pull-up resistors.
Delay out (Delay Out)	5 Standard TTL loads high flow) during the delay period, triggered by Strobe and Strobe inputs
Cluck	5 Standard 111, loads for synchronizing serial out data (see timing diagram).
Status	5 Standard TTL loads, high during the A. D conversion

SYSTEM TIMING DIAGRAMS




FIGURE 4. Timing Diagram for Sequential Addressing Normal Programming Mode.





FIGURE 5. Timing Diagram for Sequential Overlap Programming Mode. (Delay must be adjusted to status pulse.)

FACKAGE AND PIN CONFIGURATION

SDM853 CONNECTOR PIN DIAGRAM

+157		76	-15V
ANA. GND.	2	76	S/O ENB
CH 0 IN	3	74	CH S IN (O RTN)
CH 1 IN	4	73	CH 9 IN (1 RTN)
CH 2 IN	5	72	CH 10 IN (2 RTN)
CH 3 IN	6	71	CH 11 IN (3 RTN)
CH 4 IN	7	70	CH 12 IN (4 RTN)
CHSIN		69	CH 13 IN (5 RTN)
CH 6 IN		68	CH 14 IN (6 RTN)
CH 7 IN	10	67	CH 15 IN (7 ATN)
MUX OUT HI	11	66	MUX OUT LO
LOAD ENB	12	65	CLA ENB
COUNT ENB	13	64	MUX ENB
AB OUT	14	63	ABIN
A4 OUT	15	62	A4 IN
A2 OUT	16	61	A2 IN
A1 OUT	17	60	AT IN
OTV.	18	59	OLY.
STROBE	19	58 }	STROBE
ADC TRIG	20	57	ADC TAIG
DLY. ADJ. 1	21	56	OLY. ADJ. 2
81	22	55	A2
NEG REF OUT	23	64	8 PO
POS. REF OUT	24	53	COMPIN
AMP IN HI	25	62	GAIN ADJ.
G2	26	51	S/H IN
61	27	50	S/H OUT
AMP IN LO	28	49	SHT. CYC.
AMP OUT	29	46	S/H CONTROL
STATUS	30	47	ह र
81 MS8	31	46	82
83	32	45	84
85	33	44	86
87	34	43	88
89	35	42	610
811	36	41	812 LS8
SER OUT	37	40	CLK. OUT
+5	36	39	DIG RTN



2. Use 4-40 x 3/16" (4.8mm) LG Pan HD Hardware to secure the SDM853 to PC Card.

SAMPLE AND HULD AMPLIFIERS

The sample and hold amplifier is a complete, stand alone, sample and hold circuit featuring buffered output, 7µsec acquisition time, and 30nsec aperture time. Input, output and mode control functions are brought to separate connector pins. This allows maximum system flexability for performing such functions as automatic gain ranging with no loss of aperture time.

ANALOG-TO-DIGITAL CONVERTER

The ADC is a ceramic packaged, 12-bit converter featuring 24µsec conversion time and 0.01% accuracy. Thin-film networks and current switching are used to assure linearity over wide temperature ranges.

ADDRESS COUNTER

A 4-bit binary address counter is connected to the multiplexer. This counter may be externally loaded, cleared, clocked or enabled. The address outputs are brought to connector pins for convenient system control.

DELAY TIMER

The delay timer is provided to allow for the settling time of the multiplexer, amplifier, and sample and hold circuits. The delay time is adjustable over a wide range by an external potentiometer and, or external capacitor. This allows for the longer settling time of the instrument amplifier at high gains.

CONTROL LOGIC

Delay and ADC trigger functions are edge-triggered and gated. Counter control functions are synchronous with the counter clock which is internally connected to the delay timer output.

CHANNEL EXPANSION

The number of analog input channels of these systems can easily be increased using Burr-Brown's MPC8D and MPC16S CMOS multiplexers. the MPC8D is an achannel differential model and the MPC16S is a 16 channel single-ended model. These are latch-free devicewhich contain internal binary decoding, TTL or MON logic levels, and may be integrated into a system with minimum external logic.


SYSTEM PERFORMANCE


The SDM853 can be configured to continuousi. sequence through all analog channels, to accept randor addresses or to sequence through all analog channels or command from an external trigger.

The status signal, pin 30, is connected to the strobe m input of the delay timer, pin 58, for normal program sequencing with a minimum throughput sampling rate of 30kHz for 12-bit resolution.

By using "overlap" programming, the settling time effect of the analog multiplexer and instrumentation amplitude can be reduced, extending throughput sampling rates u to 32kHz for 12-bit and 43kHz to 8-bit resolution. The mode of operation is most useful when converting low level inputs to accommodate the increased settling time of the instrumentation amplifier. Overlap programming is accomplished by connecting the status signal, pin 30, to the strobe input of the delay timer, pin 19, and extending the delay time. The internal logic will then select analog channel (n + 1) while channel n is being converted.







System Gain	System Accuracy	Rat	Throughput Rate (Channels/sec)		lay (usec)
V/V		Normal	Overlap	Normal	Overlap
1 100 1000	10 025% FSR 10 035% FSR 10 08% FSR 10.1% FSR	30k 25k 20k 10k	37k 32k 32k 14k	9 18 25 70	31 31 70

FABLE I. Throughput Rate vs. Gain for Normal and Overlap Modes.




FIGURE 3. Output Noise vs. Amplifier Gain.

FSA	ADC Range	Ampli- fier Gain	Aeso- lution	Settling	Delay for Settling to ±0.05% (µsec)	Settline
20V 1V 0.1V 10mV	10V 0 to 10V 0 to 10V 0 to 10V 0 to 10V	100	4.88mV 244µV 24.4µV 2.44µV [●]	7 10 20 60	8 15 25 70	9 18 30

TABLE II. This table shows the delay timer setting required to allow for the settling time of the instrumentation amplifier to the accuracies specified. Add the 24usec conversion time of the A/D converter to the above delay times to obtain channel conversion times. * Depends on desired S/N ratio.

ELECTRICAL SPECIFICATIONS

Typical at 25°C and rated power supplies unless otherwise noted.

MODEL	
TRANSFER CHARACTERISTICS	SDM853
Throughput Rate, min Resolution	30kHz, 33µsec/channel
Number of Channels	12 Bits
	16 single-ended/8 differential
ANALOG INPUTS	
ADC gain ranges	0-54. 0-104. \$5 \$4. \$54. \$104
Amphilier gain range	l to 1000
Amplifier gain equation Max. input voltage without damage	$\mathbf{G} = 1 + 20\mathbf{k}11_{\mathbf{R}+\mathbf{n}}1^{\mathbf{n}}$
Max, input voltage for multiplexer operation no	±16V ±10 24V
Input impedance	100Mf), 10pF OFF channel
	100Mfl, 100pF ON channel
Bias current	
25°C	20nA
0°C to 70°C	30nA
Differential Bias Current (25°C) Differential Bias Current Drift	i0nA
Amplifier output noise (Gain = 100, R. = 500(1)	0 InA/"C
Amplifier input offset vokage, max	1.2mV, rms; 7mV, p−p 400µV
Amplifier voltage offset drift	400μΨ 2 + 20,GμΨ,"C
ACCURACY	2 + 20/044/ C
and the second	
System RSS accuracy at 25°C (Gain = 1)	20 025% FSR ¹⁹ at 30kHz throughput
Linearity (Gain = 1) Differential linearity (Gain = 1)	±1/2LSB, at 30kH2 throughput
Quantizing error	±1/2LSB, at 30kHz throughput
Gain error	±1/2LSB
Offset error	Adjustable to zero Adjustable ta zero
Power supply sensitivity	±0.005% FSR/% change of supply voltage
STABILITY OVER TEMPERATURE	
System occuracy drift, man	±30ppm/°C of reading
Linearity drift	±30ppm/℃ of reading ±3ppm of FSR/℃
Sample & Hold aperture time Aperture time uncertainty	JOnsec
Error for full scale transition between	±3neec
successively addressed channels	ILSB at 30kHz
Differential amplifier CMRR (Gain = 1)	74dB at 1kHz 65dB at 3kHz (100dB at 60Hz Gain = 1000)
Channel cross talk	80dB down at 2kHz, for OFF channel to ON channel
Sample & Hold feedthrough	80d8 down at SkHz
Sample & Hold decay rate	ععد ۷ مرا
OUTPUT	
Output Coding (Complementary)	Unipolar Straight Binary, Bipolar Offset, Binary Two's Complement
Gaia trim ¹⁴	Adjustable to zero error
Offact trim ¹⁴	Adjustable to zero error
A/D Conversion-Time	24 µsec
Delay	9µsec nominal, externally adjustable from 3.5µsec to 14µsec*
POWER REQUIREMENTS	±15VDC ±3% at +50mA, 5mV, rms, ripple
	-ISVDC ±3% at -75mA, 5mV, rms, npple
	+5VDC ±5% at +300mA, 25mV, rms, ripple
ENVIRONMENTAL	
Operating temperature	0°C 10 70°C
Storage temperature	-25°C to +85°C
Relative humidity	95% noncondensing

I. With Rear between pins 26 and 27.


2. No missing codes guaranteed.


J. FSR means Full Scale Range.


4. Gain and Offset controls are located in the module. The adjustment ranges are ±9.1% FSR for Gain and ±0.1% FSR for Offset 5. Adjustable to 10 seconds with external capacitor.


6. For differential operation with gain > 1, the common-mode input voltage range is ±5V.


[·····	REVISIONS			
REV	DATE	DRAWN BY	APPRV'D BY		D	ESCRIPTION	
F	DATE 1-31-79	DRAWN BY		REDRAWN			P57
DRAWN BY	,	DATE	- <u>T</u>				
DESIGNED		DATE	4				MI D13720P56
APPROVED		DATE					D13720P73
			<u> </u>		NE>	T ASSY	USED ON
NATI		RADIO AS	TRONOMY	ERIALS: N M PROJECT	MI		720284 720299 PANEL
		SERVATO		L A DATA	, C . M 1 <u>SE7</u> 3720	- 10	PANEL DEL C+D SHEET OF





















































LoCD	SPECIAL SUB ASSY'S
0 0	ITEM BOM # DWG #
	<u>12</u> <u>AI3720ZIO BI3720P</u> 14
	<u> </u>
3602 3 74169 6 8250 8 74104	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
7430 7425 7425	
20 - 19 - 18 - 17 - 16	
74157	
25 44 23 5 22 21 2 24 44 23 5 3 5 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
30 - 29 4 28 27 26 2 - 29 4 28 27 26 2 - 20 4 7 - 20 7	
TLOY O GND O	
0 0	
BILL OF MAT	ERIALS: MODEL C : A13720284 MODEL D : A13720299
NATIONAL RADIO ASTRONOMY	V TITLE I.C. MODULE PANEL
OBSERVATORY SOCORRO, NEW MEXICO 87801	A DATA SET MODEL C+D
	DWG A13720P57 SHEET 5 OF 5