VLA Technical Report No. 71 VOLUME 1

THE VLA WYE MONITOR SYSTEM HARDWARE

Philip Dooley, Arthur Sittler, Nelson Atencio, David Weber 8/94

	plementation Concept and System Components
THEO	RY OF OPERATION
21	Important Properties and Specifications
2.1	Important Properties
	System Specifications
2.2	Message Format and Protocol
	Message Format
	Message Error Detection
	Message Protocol
	Hardware-Software Interactions
2.3	Telescope Operator Interface
24	Bus Signal Driving and Receiving
2	Bus Conditions
	Bus Surge Voltage Limiting
	Bus States
	Bus Drive Circuitry
	Bus Signal Waveform
	Bus Receive Circuitry
	RS-232/Bus Level Conversion
	Bus Transmission Errors
2.5	87C51FA Microcontroller Description
	Special Function Registers
	I/O Ports
	Timers/Counters
	Timer/Counters 0 and 1
	Timer 2
	PCA, Programmable Timer/Counter Array
	Serial Port Interface
	Interrupts
	Priority Level Structure
	How Interrupts are Handled
	External Interrupts
	Response Time
	Reset

TABLE OF CONTENTS

2.7 WYE Monitor PC Interface Bin	. 43
WYE Monitor Watch-Dog Timer	
WYE Monitor PC Transceiver Module	
WYE Monitor Power Supply Module	. 47
WYE Monitor A&B Switch Box	
2.8 Isolated CPU Interface Board	. 49
0.0 MOC Made to an eliter Interface with the Antenne Systems	52
2.9 M26 Module and its Interface with the Antenna Systems	. 55 54
Front Panel Test Point Connector	. 34
Antenna Systems Interface Signal Characteristics	
Command Interface Circuits	
Monitor Interface Circuits	
Spare Functions	
M26 Address Inputs	
ACU Fault Board	
M26 Power	
ACU Discretes and their Relationships to M26 Discretes	. 60
2.10 M27 Auxiliary Monitor and its Interfaces with the Generators and UPS's	61
Front Panel Test Point Connector	62
M27 Command Interfacer Circuitry	
M27 Monitor Interface Circuitry	62
M27 Moment Interface Circuity	
M27 Address inputs	
Generator and Master Cubicle Interfaces	
Master Cubicle Interface Signal Characteristics	
Generators 1 and 2 Interfaces with M27	
Correlator and Computer UPS Interfaces	. 00
Correlator and Computer UPS Interfaces with M27	. 0/
2.11 M29 Auxiliary Utility Module	. 69
Front Panel Test Point Connector	. 70
M29 Isolated CPU Interface Board	. 70
M29 Command Interface Circuitry	
M29 Address Inputs	
Discretes Monitor Interface Circuitry	
RS-232 Interface	
AD590 Interface	
Analog Multiplexing and A/D Conversion	
7555 Clock	
Digital Multiplexer	
M29 Power Supplies	
M29 Interface Signal Characteristics, Discretes Signals	
2.12 M28 Power Supply/Battery Module	. 83

	2.13 WYE-COMM Cable System	5
	2.14 Module Alignment	7
	PC Transceiver Module	
	Watch-Dog Timer Module	
	Bin Power Supply Module	
	M26 Antenna Interface Module	
	M27 Auxiliary Module	
	AD590 Interface Circuits	
	M28 Power Supply/Battery Module	
3.0 W	YE MONITOR SYSTEM AND RELATED FUNCTIONAL DRAWINGS LIST	3
4.0 A	PPENDIX	5
	CRC Algorithm Description	5
	List of WYE Monitor System Commercial Hardware and Software Documentation 98	
5.0 S	PECIAL-PURPOSE COMPONENT DATA SHEETS)

LIST OF ILLUSTRATIONS

Figure 1 VLA WYE Monitor Screen
Figure 2 Correlator UPS Screen
Figure 3 Typical Antenna Screens
Figure 4 Typical Generator Screens
Figure 5 Typical Facility Screens
Figure 6 87C51FA Architecture
Figure 7 87C51FA Special Function Registers
Figure 8 87C51FA I/O Ports
Figure 9 Timers 0 and 1, Mode 2 Configuration
Figure 10 Programmable Counter Array
Figure 11 PCA Timer/Counter
Figure 12 PCA Module, 16-Bit Software Timer Mode
Figure 13 Serial Byte Format
Figure 14 Serial Port, Mode 3
Figure 15 Interrupt Sources
Figure 16 Control System
Figure 17 Interrupt Response Timing
Figure 18 M29 PAL Logic Implementation
Figure 19 M29 PAL State Diagram
Figure 20 WYE Monitor CRC Generator Model

1.0 INTRODUCTION

WYE Monitor System Description

This manual describes the Very Large Array WYE Monitor system and its components. This system is a supervisory control system that provides the VLA telescope operator with comprehensive command and monitoring capabilities for VLA systems. The system was implemented to improve the control of antenna safety systems and to implement telescope operator control of major VLA facility support systems. Block Diagram C13900B12, following this section, shows the structure of this system. Important system properties and specifications are described in Section 2.1.

Implementation Concept and System Components

As shown on the block diagram, the heart of the system is an IBM-compatible personal computer (PC) that executes a control-monitor and operator interface program. The control program is the logical heart of the system; the balance of the system operates in response to program stimuli. The PC is the signal nexus and drives four buses that carry digital monitor and control messages in the WYE-COMM cables. Three of the buses are used for antenna systems and are carried in the existing North, East, and West Arm WYE-COMM cables. The fourth bus is carried in the existing Auxiliary WYE-COMM cable that is routed around the control-maintenance building complex. Devices in the control building are serviced by an extension of the Auxiliary bus.

The PC transmits command messages to the antennas and facility support systems and polls these devices for monitor data response messages. The narrow-band, time-serial digital messages operate in the half-duplex mode. The buses are multi-drop, single twisted-pair lines in the WYE-COMM cables. Message formats and protocol are described in Section 2.2

WYE Monitor system device interfacing is performed by control interface modules (M26, M27 and M29) bridged across the party-line buses. M26, M27 and M29's device interface circuitry is adapted to the requirements of the serviced device. A device is an antenna, HVAC system, generator system, etc. These modules and their interfaces to the controlled devices are described in Sections 2.8 through 2.11.

The VLA telescope operator interacts with the system via an Elographics Intellitouch Touch Screen CRT interface and a Covox Soundmaster II voice-message annunciator, both driven by the control PC. The Touch Screen display images resemble conventional system control panels equipped with illuminated push-button switches and display lights. The telescope operator initiates all commands via the Touch Screen interface and the Touch Screen displays system status and data. The Touch Screen displays are a set of nested heirarchal menus that provide detailed device control-monitor features. The PC drives a voice-message annunciator to alert the Telescope Operator to abnormal and alarm conditions. The operator interface is described in more detail in Section 2.3.

The system provides a high degree of reliability because it is not vulnerable to power losses and messages are subjected to rigorous error detection during reception. The command message protocol assures the correct reception of command messages because the addressed module echoes back the command message to the control PC for verification.

The system also has provisions to detect malfunctions in the execution of the PC control program. A Watch-Dog timer connected to the PC printer port senses periodic port activity. In the event of a program crash or a loop hang-up, the Watch-Dog timer turns off the PC power for a few seconds to induce a power-on reset and program re-start. A hot spare back-up system can be quickly switched online in the event of a failure in the PC or the associated bus interface equipment.

The system also verifies that VLA observing control programs in the Modcomp computers are operating normally. Lines from these two computer's serial ports periodically signal that the program operations have reached a programmed flag point. In the event of a program crash or loop hang-up in either computer, these signals will not be emitted and the PC control program will alert the telescope operator by a voice alarm message.

The system does not perform astronomical observation control and monitor functions; this is done by the existing Monitor and Control System in conjunction with the antenna and control building electronics systems.

This brief system description highlights major aspects of the system. Section 2 below describes the system and components in more detail.

Manual Content

This manual describes the system's functional characteristics, command and monitor message formats, message protocol and error detection features, bus signal transmission and reception, telescope operator interface, the system component's theory of operation, hardware-software interactions and the M26, M27 and M29 control module's interfaces to controlled devices.

This manual does not describe the WYE-COMM voice communication system although the WYE-COMM cable drawings are included to show the WYE Monitor system signal distribution. Similarly, other than citing interface details, the manual does not describe the antenna ACU and antenna support equipment, the VLA facility back-up power generators and switch gear, the control building HVAC system and the computer and correlator UPS systems.

Although important features of the PC are cited, this manual does not describe the PC, the Touch Screen or annunciator equipment. Commercial documentation is available for this equipment.

Other than the hardware-software interactions, this manual does not describe the system's software and firmware programs; these are the subjects of a second manual, Volume II.

2.0 THEORY OF OPERATION

2.1 Important Properties and Specifications

Important Properties

Important system properties are:

- The system is not vulnerable to 110 VAC power failures. Some components are powered by Uninterruptable Power Sources (UPS's), others by M28, a battery-backed power supply module and the M26 antenna interface is powered by the antenna fire alarm batteries.
- Since time-division multiplexing is used on the single-pair party-line buses, the system is not limited by WYE-COMM cable conductor capacity. The previous implementation of the antenna reset, Emergency Stop and the fire alarm monitors was a hard-wired system that was very conductor-limited. As a result of these limitations, this earlier equipment had to share functions on a common line; for example, the NCP breaker reset function reset all antenna NCP breakers on an arm. Similarly, the ACU reset momentarily turned off the ACU power for all ACU's on an arm; this reset function perturbed the observations of all antennas on the affected arm. The antenna fire alarms were also sensed on an arm-wide basis. To identify the antenna that had activated the fire alarm, the telescope operator had to call up antenna overlays one-by-one to see if critical power had been shut down a slow process that required several minutes. Because of the cable conductor limitations, it was not possible to monitor the antenna stow-pin states.
- The system includes the functions performed by the previous dissimilar, hard-wired antenna control-monitor equipment and also incorporates antenna monitoring functions that were not possible with the previous equipment and WYE-COMM cables. The system has the capacity to add new antenna control-monitor functions.
- The system improves the telescope operator's cognizance of the VLA system's status by providing control-monitor capability for important VLA facility systems hitherto either obscure or unimplemented.
- The system simplifies Telescope Operator control/monitor interactions because one simple, unified interface replaces several antenna/facility interface panels. The system provides equipment-specific voice messages that describe status and alarms these immediately identify abnormal conditions and alarms and reduce the need for frequent visual status checks of the Touch Screen displays.
- Interface applications are implemented by the use of control interface modules driven by the WYE Monitor and Control bus. The control interface contains a standardized bus interface board subassembly that interacts with the party-line bus. Virtually any device control-monitor implementation is possible by "tailoring" the module's I/O circuitry to the device's interface requirements.

- The system can easily be expanded by adding additional interface modules to a capacity of 32 interface modules per bus.
- Since the digital messages have a 16-bit command and monitor data argument format, the interface's command and monitor data capacities are 16 bits of command or monitor discretes in any combination.
- Since the line drivers output a powerful signal on the bus lines and the signal detection is differential, the command-monitor messages are almost invulnerable to WYE-COMM cable cross-talk. Surge arrestors on the bus lines protect the equipment from surge voltages.
- Signal transmission is less sensitive to WYE-COMM cable length than the earlier antenna controlmonitor circuitry.
- When an antenna is moved, reconfiguration of location and address are easily input to the control program in the PC.
- The system is independent of the antenna waveguide communication system so that it is not vulnerable to failures in this equipment.
- Optically-coupled isolators in the bus line receivers protect the receiving circuitry from high voltage spikes induced in the lines by lightning strikes to the antennas, rails, buildings and the earth. To date, no control interfaces have been damaged by lightning strikes.
- Optical isolators in the control module's parallel control/monitor lines protect the module's microcontroller from high voltage spikes in the device interface lines. These isolators also prevent ground-loop interactions between the devices and the control interface modules.
- A latent capability for expanding the interface module's command and monitor capacity has been incorporated in the message format but this feature has not been incorporated into the control interfaces because usage has shown that the present capacity is adequate. Implementing this capability would require changes in the hardware and firmware design. The message format assigns two address bits that could be used to designate 16-bit command or monitor functions. The four address states could expand the the capacity of the control interface to 64 bits by multiplexing I/O port lines. This 64 bit latent capacity could be any combination of command or monitor discretes.
- In addition to the system's simple discrete on-off command and monitor functions, it also performs more complex control and logical operations on some VLA equipment. For example, the antenna ACU reset function requires issuance of two commands at a five-second time interval. The antenna NCP breaker reset requires a similar dual command sequence. The system also issues phase synchronization commands to the Correlator and Computer UPS units. When the backup power generators are coming on line to assume the VLA loads, the Correlator and Computer UPS unit's output phase must be synchronized to the generator's phase before the UPS's can transfer their loads to the generator's AC power. The PC program's logic senses the loss of the commercial power and issues these UPS synchronization commands.

- Part of the operator interface is a Touch Screen CRT terminal that can display many control menus which are specialized for each device's control and monitor requirements. The hardware counterpart of the Touch Screen CRT and control menus would be a hardware control panel with many push-button, selector and toggle switches, status indicator lights, numeric displays, etc. In contrast, a hardware control panel for these functions would be very large and possibly intimidating to operate.
- The system monitors program execution in the two VLA Modcomp array control computers. The G10 and Dump programs each periodically output a serial message to the M29 module to indicate proper program execution. In the event of a program crash or loop hang-up in either computer, the periodic serial message will not be output and the system will alarm the telescope operator via annunciator messages and the Touch Screen's displays.

System Specifications

Message Bit Rate: 300 Baud.

Monitor Data Polling Rate per Bus: 450 mS/Interface.

Antenna Bus Monitor Data Polling Rate per Antenna: 4.05 Seconds.

Auxiliary Bus Monitor Data Polling Rate per device: 2.7 Seconds.

Bus Interface Unit Capacity: 32 interface module addresses.

Interface Unit Command Capacity: up to 16 discrete commands.

Interface Unit Monitor Capacity: up to 16 discrete monitor lines.¹

Command Latency Time: 225 milliseconds.

Verification Time for Commanded States: 900 mS.

Number of Antenna Monitor Functions: 9/antenna.

Number of Antenna Command Functions: 3/antenna.


Number of Auxiliary Bus Command Functions: 3.

Number of Auxiliary Bus Monitor Functions: 31.

Number of Auxiliary Bus Analog Functions: 2.

¹ M29 has an analog multiplexer and A/D converter. See Section 2.11 for details.

Device Interface Line Signal Characteristics: There are no specifications since the interface circuitry is typically "tailored" to the the device's requirements.



2.2 Message Format and Protocol

Message Format

The system uses four types of five-byte, time-serial digital messages. Command and Monitor Request messages are output by the PC control program and addressed to the interface designated by the state of the Unit ID bits (described below). In response to either of these two messages, the addressed interface emits a Command or Monitor Acknowledge message that is read by the PC control program. The Command Acknowledge message is a literal "command echo" in which the command message Unit ID, Port 1 and Port 0 argument values are used in the Command Acknowledge message format. The Command Acknowledge message is used by the PC control program to verify that the Command message was correctly received. The state attained by a control interface in response to a Command message is read out as a Monitor Acknowledge message in response to a Monitor Request. The Monitor Acknowledge contains the data requested by the Monitor Request and is used by the program to evaluate the state of the system. The format of these messages is shown below; detailed descriptions of the bit functions follow the format definitions. SYNC, the most significant byte, is transmitted first and the CRC byte ends the message.

Byte Functions	Sync	Unit ID	Port 1 (LSB)	Port 0 (MSB)	CRC
Basic Format	\$ ₀ s ₇	х мм u ₀ u ₄	A ₀ A ₇	A ₈ A ₁₅	ccccccc
Message Type					
Command	00010110	1 MM UUUUU	*****	AAAAAA A	ccccccc
Monitor Req	00010110	O MM UUUUU	00000000	00000000	ccccccc
Command Ack	E0000110	1 MM UUUUU	*****	*****	ccccccc
Monitor Ack	E0000110	O MM UUUUU	Алалала	****	2222222

The Sync byte signals the start of a message; a Unit ID (address) byte designates a specific control interface; Port 1 and Port 0 bytes are the command or data argument; and the CRC byte is an error detection code formulated over the first four message bytes.

The byte format is an 11 bit format; in time order these are Start, 8 Data Bits (LSB first), Parity Bit and Stop bit.

Note that the 8 bits of the Sync byte are identical in the Command and Monitor Request messages; this Sync byte designates messages output by the PC. Similarly, the upper 7 bits of the Command and Monitor Acknowledge messages are identical but different than the Command and Monitor Request messages; this Sync byte designates messages to be input to the PC. The E bit on the Command and Monitor Acknowledge message Sync bytes indicates that the addressed control interface detected a parity error in the message (see error detection below).

The first bit in the Unit ID byte designates the character of the message; a 1 designates a Command or Command Acknowledge message and a 0 designates a Monitor Request or Monitor Acknowledge message.

The five U bits in the Unit ID byte are a five-bit address that designates a specific control interface. U_0 is the least significant bit and U_4 is the most significant bit. The encoded address is hardwired on the control interface bin backplane wiring to eliminate the requirement for address-encoding switches in the control interface module — these could be set erroneously during module changes or installation. In the case of M26, the antenna control interface, the encoded address corresponds to the antenna serial number.

The MM bits are reserved for potential future use as a multiplex address. At present these bits are set to the 0 state by the PC and the control interfaces.

The Port 1 and Port 0 bytes are the 16 bit message argument and the Port 1 byte is the most significant byte. These designations are those used by the control interface's 87C51 microcontroller I/O ports. A_0 is the least significant bit and A_{15} is the most significant bit. In most of the control interface applications, the message arguments are discrete functions but in the case of the M29 module, there are two monitor data arguments. One argument is an encoded analog value and the other argument is a set of 16 discretes. Four bits in the Command message determine the selection of the monitor data. Section 2.15 describes the M29 circuitry and usage of these bits in selecting the monitor data arguments.

Message Error Detection

The last byte (C bits) in the message is the CRC byte. This byte is a Cyclic Redundancy Code formulated over the first four bytes of message data by the message transmitter. During the reception of a message, the receiving unit (i.e. PC or control interface) analyzes the four data bytes of the incoming message data to formulate a CRC value. If the formulated CRC value matches that contained in the message CRC byte, the message has not been contaminated by errors. See Message Error Detection below. Since the CRC algorithm is rather complex, it is described in detail in the Appendix, Section 5.0.

Although the message E bits have been assigned the error reporting function for Command and Monitor Acknowledge messages, they have not been implemented.

There are three types of message error detection operations. First, the parity bit in each byte is analyzed by the receiving unit; any single bit error is detected and a flag set. The second level is the message CRC analysis and comparision described above. The CRC algorithm will detect any single-bit error and the probability of detecting a second erronous bit is 255/256. When an error is detected, the receiving unit sets an error flag. The third type of error detection has been implemented for Command messages. The PC control program compares the Command Acknowledge message Unit ID, Port 1 byte and Port 0 byte with those in the Command message just output. If the comparison shows a difference, the PC software assumes that there has been a transmission error.

In the event that a receiving unit detects a message error, there is no attempt to analyze the message contents to correct the error.

Message Protocol

Message protocol is the set of logical rules governing the generation, reception and usage of the command and monitor data messages. It is important to remember that the PC control program drives the system and the control interfaces only respond to the PC control program's stimulus.

Except when interrupted by a command from the telescope operator, the PC control program continuously operates all four buses in the monitor polling mode. Bus activities are completely independent and asynchronous and there are no common mode, time, address, etc., relationships between the bus signals.

Time is an important message protocol parameter; as noted above, the PC control program continuously polls monitor data from each control interface on the four buses and outputs telescope operator-generated commands. All the operations in these processes are time-dependent so the PC control program uses four timing terms to regulate the four bus's activities. The detailed steps in this time-ordered sequence are described in the Hardware-Software interactions paragraphs below.

The PC has a cassete interface that can be programmed to generate hardware interrupts at rates up to 1024 interrupts per second; this provides a time resolution of about 1 mS. The interrupt service routine is programmed to generate several timing terms that are used to time-regulate program functions. Commonly used timing terms are 1 pulse/450 milliseconds, 2 pulses/second, 1 pulse/second, 1 pulse/5 seconds, 1 pulse/5 seconds and 1 pulse/10 seconds.

Each bus has an independent 1 pulse/450 mS timing term that is used as a time-out clock for each stimulus message-response message interaction. The time required to transmit a message is about 183 mS, (55 bits at a rate of 300 baud). Interface interactions always involve two messages: a Command or Monitor request from the PC to the control interface and a Command or Monitor Acknowledge from the interface. The total transmission time for the two messages is thus about 367 mS so there is about 83 mS program execution time available for the PC and control interfaces. If the addressed control interface responds within the 450 mS period, the response message is analyzed and the data is stored. In the event that the addressed control interface does not respond within the time-out period, the interface is flagged non-responsive.

Although 450 mS is available for each PC-control interface message interaction, the actual message transmission-program execution times in the PC and control interfaces are slightly below this limit; so that when a PC-control interface interaction is completed, the PC control program proceeds to the next polling operation in the schedule without waiting for the end of the 450 mS period. As a result, bus activities are slightly faster than 2.2 interfaces interactions/second.

The control program continuously polls each arm for monitor data in a nine state sequential schedule: PN1, PN2, ... PN9, PN1, PN2, etc. in which time slot PN1 polls the closest antenna on an arm and PN9 polls the farthest antenna on an arm. After polling PN9, the sequence reverts to PN1 and continues. An important point is that the PN numbers are distinct from the Unit ID (antenna serial numbers) which range from 1 to 28. At the start of each of the nine polls in the sequence, the control program uses the PN number as an index in the configuration table to load the appropriate ID number into the Monitor Request message. A similar sequence is followed in polling the Auxiliary bus but PN6 is the last time slot in the sequence.

In polling monitor data, at the end of the 450 mS period, the PN number is incremented for the next Monitor Request message to be output. The PN number is related to the VLA WYE Monitor (main) screen described in the Telescope Operator Interface below. For each arm, the antenna screen and the associated E Stop screen switches are arranged in increasing distance order; the closest antenna is at the top of the column and the farthest antenna is at the bottom. For each column, the top switches designate PN1 and the bottom switches designate PN9.

In the PC control program, a bus's control mode is shifted to the command mode when the telescope operator inputs a command via the Touch Screen. The control program analyzes the command to identify the affected bus and formulates and outputs the command message. If a monitor data polling operation is active but incomplete, the command output operation pauses until the current monitor data input message operation has been completed. After completing the monitor data message input and storage cycle, the monitor polling sequence is interrupted and the control program emits the command message. After reception of the Command Acknowledge message, a Monitor Request message is sent to the control interface that had just been commanded to determine the device's state. This minimizes the latency time for verification of commanded states. After polling the commanded interface, monitor data polling resumes using the next sequential PN number.

When a command message is output on a bus, the other three busses continue to poll control interfaces for monitor data, unperturbed by the command message output on the affected bus.

When a control interface detects a Command message, it generates a Command Acknowledge message that is returned to the PC control program via the bus. The Command's Unit ID, Port 1 and Port 0 bits are returned as a "command echo" to enable the PC program to verify that the Command was correctly received. The Command Acknowledge message CRC will differ from the Command CRC because the Monitor Acknowledge message Sync character differs from the Command message Sync character.

When a Monitor Acknowledge message is received, the message data is stored in global common and the Operator Interfaces are updated with the message data.

Two antenna functions require the issuance of a double-command sequence; these are commands that set a state followed by a second command to reset the state. The second command is issued when the program receives the Command Acknowledge message for the first command. The ACU Reset command turns off the AC power to the ACU, which causes the ACU power supply to gradually discharge. Five seconds later, the second command re-connects the AC power and the ACU's power-on reset circuitry initiallizes the ACU logic. The second double-command function is the NCP breaker reset command. In this case, the second command is issued on the next cycle of the control program loop. See the hardware-software interactions description below.

Hardware-Software Interactions

The following software and firmware descriptions of the control PC, control interface and Watch Dog Timer programs are brief sketches that are intended to highlight major hardware-related program operations. The programs will be described in detail in another manual, Volume II.

Setting aside the control PC's operations with its internal components (hard disc, keyboard, etc.), the PC's hardware-software interactions are those involved in driving the buses, the Touch Screen and Annunciator.

The control PC's program operates continuously in a large loop that services the four bus serial ports, the Touch Screen, the annunciator and the printer port. Bus timing is regulated by the four dedicated 450 mSec software timers mentioned above. The loop operations are listed below in their sequential order.

- 1 Check for a pending Monitor Request or a Command message on any bus.
- 2 Have any command messages been sent?
- 3 Check the four buses for the return of any Command Acknowledge messages in response to Command message outputs. After reception of the Command Acknowledge message, monitor data polling is resumed but not at the PN number value that would have occurred if the command had not interrupted the sequence. The PN number for the next Monitor Request is that associated with the Unit ID value of the command that had just been output. After polling the commanded interface, monitor data polling continues with the next PN number and continues the polling sequence.
- 4 Check the four buses for the return of any Monitor Acknowledge messages in response to Monitor Request outputs.
- 5 When a Command Acknowledge or Monitor response has been detected on a bus, a flag is set in the current-pass arrays and data structures.
- 6 Compare the states of the current-pass arrays and data structures with the previous-pass arrays and data structures to see if a state change has occurred between passes. This is a test of the stability of the monitor data states reported by the control interfaces.
- 7 Process the Touch Screen interface to test for a new operator touch input. Start the process with the main screen and progress through the level 2 and level 3 screens to identify the required control action. This control action could cause a new command message to be sent to a control interface, call for a different Touch Screen display or squelch or clear the annunciator message.
- 8 Check to see if the second command of a dual command message sequence is to be output. If the command is not output at this time; step 14 causes the second command message to be output.
- 9 If it is a 1 PPS time, a second command of a dual command sequence is to be output. In the case of the ACU reset, this is a 5 second period.
- 10 If it is a 2 PPS time, strobe the printer port to signal PC program activity to the Watch-Dog Timer.
- 11 Also at a 2 PPS time, check to see if any alarms should be blinked. Alarms are blinked at a 2 PPS rate. Also check to see if a Kill/Voice input has colored a switch or indicator border red. If the Kill/Voice has been rescinded or cleared, remove the red border.
- 12 Process the abnormal and alarm states to determine if a voice message should be output to the annunciator. The voice message may be inhibited by the Kill/Voice switches.
- 13 Send a synchronization command to the Correlator and Computer UPS's if the generators have just been started. This causes the UPS's to synchronize their AC output to the generator's output.
- 14 Trigger the output of the second command for any pending dual-command sequences. Dual commands are unique to the antennas; there are no Auxiliary bus dual command sequences.

- 15 Move the contents of the current-pass arrays and data structures to the previous pass arrays and data structures.
- 16 If any key on the PC keyboard has been actuated, the program is stopped.

The control interface's hardware-firmware interactions are a response to the PC's Command and Monitor Request messages. In response to a Command message, the control interface's 87C51 firmware decodes the U Bits to determine if the interface is being addressed; if so, it then analyzes the message parity and formulates a CRC over the four message bytes for comparison with the message CRC byte. If the message is error free, the firmware sets the interface output lines (87C51 Ports 1 and 0) to the message's Port 1 and Port 0 states. It then formulates and outputs a Command Acknowledge message on the bus.

In responding to a Monitor Request message, the control interface's 87C51 firmware decodes the U Bits to determine if the interface is being addressed; if so, it then analyzes the message parity and formulates a CRC over the message contents for comparison with the message CRC. If the message is error free, it reads the device's interface lines state into Port 1 and Port 0, formulates the CRC, and outputs the Monitor Request message on the bus.

The Watch-Dog Timer module in the Control Room Interface bin also contains an 87C51 microcontroller; the 87C51 firmware executes the watch-dog timing and control functions. A watch-dog timer is a circuit that automatically invokes a reset unless the system being watched sends regular hold-off signals to the watch-dog. The Watch-Dog Timer's system function is to check the operation of the control PC program by checking the recurrence of the hold-off signal on the PC's parallel printer port. The hold-off signal is a character that is output at a rate of at least twice per second. The Watch Dog Timer initiates a PC reset sequence if it detects the loss of the hold-off signal within a one second period. The reset sequence has a 10 second pause to permit the telescope operator to invoke the maintenance mode, if desired. After the 10 second pause, the Watch-Dog Timer switches off the PC power for 10 seconds and then switches it back on to cause a power-on reboot. After turning on the PC power, the Watch-Dog Timer pauses 60 seconds before it resumes testing for the presence of the hold-off signal. If the reset attempt is unsuccesful, it is repeated and, if on the third reset attempt, the hold-off signal does not resume, the Watch-Dog Timer shifts to the alarm mode.

The Watch-Dog Timer is described in more detail in Section 2.6. The description includes a synopsis of the Watch-Dog Timer's firmware operations.

2.3 Telescope Operator Interface

As mentioned above, the telescope operator interface is both visual and audible. The visible portion of the interface is a Touch Screen CRT terminal that displays annotated control and display images that mimic conventional system control panels. The audible portion of the interface is an annunciator that pronounces voice messages that describe system states and alarm conditions.

The visual interface — the Touch Screen — is considered first. The Touch Screen images contain annotated psuedo-switches, psuedo-indicator lights and numeric displays grouped in labeled fields appropriate for the control function. The operator can enter a command by touching a fingertip to a psuedo control switch, just as is done on a conventional hardware control-display panel switch. Similarly, the psuedo-indicator lights and numeric displays show status and values, just as they would be displayed on a conventional hardware control-display panel. The control program assigns various solid and hatched colors to these switch, display and numeric indicator images and background as a function of the system command and monitor states. The color green in a switch or indicator signifies a non-fault or OK condition and red signifies an abnormal or fault condition. A blinking red signifies an antenna fault. Antenna Emergency Stop is red. Yellow signifies a stowed antenna. A border-hatched (with a band of broad diagonal black hatching around the periphery) switch or indicator signifies local control of the function. A gray color signifies a no-response condition from the associated control interface. If a control function's voice alarm has been disabled, the switch's border is outlined in red. See the annunciator inhibit description below. Some switches shift to a blue color for two seconds after actuation to show that the actuation caused a command to be sent to an antenna or some other device. Some switch actuations request a different screen and may not send out commands.

The control program provides a number of Touch Screen images arranged in heirarchal sets that are accessed from the highest level (main) image, the VLA WYE Monitor screen (Figure 1). These lower level images (called sub-screens) are accessed by touching any psuedo-switch. The accessed screen is inserted into the upper right corner of the VLA WYE Monitor screen and replaces the Master Emergency Stop, W Arm, N Arm, etc. switches and the "National Radio Astronomy Observatory" label. Figure 2 shows the Correlator UPS sub-screen inserted into the VLA WYE Monitor Screen. Psuedo-switches on theses sub-screens invoke commands or call up lower level sub-screens. Figures 3, 4, and 5 show typical sub-screens for the antennas, generators and other facility equipment. Note that these figures do not show every possible sub-screen; there are also similar sub-screens for identical equipment. Examples of such are sub-screens for other antennas, other arm-wide antenna functions and multiple identical facility units (e.g. generators and UPS's).

These sub-screens are the telescope operator's control and monitor interfaces for the VLA antenna and VLA facility systems equipment. There are thirteen types of level 2 sub-screens that can be accessed from the main screen and some systems have a third level sub-screen to provide an additional level of control expansion for complex systems. These other sub-screens are not described in detail in this manual but the equipment's functions are suggested by the annotations on the screen switches, lights and indicators. The control and monitor signals associated with these screens are described in the M26, M27 and M29 control interface application sections 2.9, 2.10, and 2.11. Drawing D13900B11 at the end of this section shows the screen hierarchy structure.

The VLA WYE Monitor (main) screen is the most complex and its usage typifies the operation of the other screens. The left side of Figure 1 has 9 antenna psuedo-switches for each arm in observing

pad order; these call up the antenna sub-screen (level 2) indicated by the antenna number. Emergency Stop psuedo-switches command the associated antenna Emergency Stop to be set. The antenna switches also show the antenna's observing location. At the top of these three columns are arm configuration switches labelled "West Arm", "North Arm" and "East Arm". These switches call up the Arm Configurator sub-screens described below.

Note that antenna E-Stop, ACU Reset and NCP Reset commands can be invoked on a single antenna basis (via an Antenna sub-screen) or on an arm-wide basis (via an Arm E-Stop, Arm ACU Reset and Arm NCP Reset sub-screens). In addition, the Emergency stop command can also be invoked on an array-wide basis via the Master E-Stop sub-screen. There are no comparable cases for the other VLA facility equipment.

A Date-Time switch above the three arm configuration switches shows the day, month, date, time (local time) and year. Touching this switch calls up the Set Date/Time screen to enable the operator to set in the appropriate values. This screen is described below.

A large Master Emergency Stop switch on the top right causes all antennas to be commanded to the Emergency Stop condition.

Below the Master Emergency Stop switch are three arm-associated switches: Emergency Stop, ACU Reset and NCP reset. The Emergency Stop switch causes all antennas on an arm to be set to the Emergency Stop condition. Similarly, the ACU Reset and NCP Reset switches cause all the ACU's and the NCP breakers on the arm to be reset.

Below the Arm-associated switches described above are eight switches that call up level 2 screens for major VLA systems components. These are: the ModComp control computers, the generators and switch gear (Master Cubicle), the computer and correlator UPS's, and the control building HVAC system.

The screens have provisions for control of the other portion of the telescope operator interface the annunciator. The annunciator can be enabled or silenced in two ways; the main screen has a Clear Voice Alarms switch to reset all annunciator alarms. Secondly, some of the level 2 and level 3 screens have K/Voice switches that cause the associated alarm announcements to be squelched.

Level 2 and level 3 sub-screens have an Exit switch to return to the associated level 2 or main screens.

The main screen also shows the date and local time.

Several important level 3 sub-screens are the Transmission Log screens for major systems. These are system maintenance screens that show numeric values that characterize the quality of the WYE Monitor system message transmissions. The number of message transmissions, Acknowledge messages (both Command and Monitor), and No Response cases are shown on numeric indicators. The screens have a Clear Log switch that resets the indicators to zero and an Exit switch returns to the associated level 2 screen.

Two types of system configuration sub-screens are used to input reference data to the control program. The Set Date/Time sub-screen, activated by touching the Date-Time switch permits the telescope operator to input the year, date, month, day and local time to the program. This data appears in the upper

left side of the main (VLA WYE Monitor) screen. The West, East and North Arm Configurator subscreens are activated when the operator touches the "West Arm", "North Arm" or "East Arm" switches above the antenna number-pad location columns on the top left side of the main screen. This Arm Configurator screen enables the telescope operator to quickly re-assign antennas to the observing pad locations during array reconfigurations. The antenna number-observing pad data is shown in increasing pad number order in the three antenna columns.

To relieve the operator from the necessity of constantly checking the Touch Screen displays, the annunciator alerts the operator when there are antenna and system facility equipment abnormal state or alarm conditions. The telescope operator can selectively squelch these voice alarms by touching the K/Voice switch on a sub-screen. The telescope operator can also clear all these voice alarms by touching the Clear Voice Alarm switch on the main screen.

The annunciator is a voice synthesizer that is driven by concatenated sets of vocal word synthesis files. The program formulates the voice file sets as a function of the program's abnormal state and alarm logic. A voice message start is signaled by a beep to alert the operator that a message is impending. A typical voice message might be: "Fire Alarm, West Arm, Antenna 22". The total set of annunciator message types roughly correspond to each type of command or monitor function implemented in the WYE Monitor system.

The voice message is repeated until either the alarm or abnormal condition is cleared or the operator actuates the associated K/Voice switch. If there is more than one voice message, the messages are repeated in a continuous sequence.




Figure 1 VLA WYE Monitor Screen

16




Figure N Correlator UPS Screen

17




Figure 3 Typical Antenna Screens




Figure 4 Typical Generator Screens

EXIT






Figure 5 Typical Facility Screens

		8		7		6	5		4		3
		IDENTICAL SCREENS EXIS NLY ANTENNA 1 SCREEN									
D							(5) mister sor	EM			
			(F) DATE/THE (S) SET DATE/THE FEAR DE 1998 00 HOUR CA 01 00 HOUR CA 00 00 HOUR CA 00 00 HOUR CA 00 00 HOUR CA 00 00 SET CLOOX	(FINEST ABM I (SINEST ABM CONFIGURATION ANTIDANA MARGER IGA (V) ANTIDANA MARGER IGA (V) NO LOCATION IGA (V) IMA (V)	(F)HORTH AIBU (S)HORTH ARE CONFURNION POSITION (C)	I CONTRACTOR CONTRACTO	(F)OLMP HORECOMP (S)OLMP HORECOMP ID INY ID INY Dat (S)OLMP HORECOMP TRANSMISSIONS	(5)610 MODCOMP (5)610 MODCOMP BKY TWV63MSSON LOG DOT (5)610 MODCOMP TRANSMISSIONS (5)610 MODCOMP TRANSMISSIONS (5)610 MODCOMP TRANSMISSIONS	(T)CEDERNOR FEAST I (S)CEDERNOR FE CONCULT BREAKER I REL CRICULT BREAKER DIGHE START DEGRE RUMING DISTERT FAULRE O OVERCENNK O FRUCH TO STAC O APPROACH LOR LUBE OL LIMIT O APPROACH LOR LUBE TEAP O APPROACH LOR LIMIT I RY	(*)GENERATOR INEST I (S)GENERATOR W CRICHT BREAKER BEN GRICHT BREAKER O DIGNE START O BLGAE RUNANG O MERCINAL O MERCIN	(7)WISTER CUBICLE (5)WISTER CUBICLE OF RESET OF RESET OF RESET OF REAL OF RESET OF REAL OF REAL OF REAL OF TWE LOW FILL OF TWE LOW FILL OF REAL OF TWE LOW FILL OF REAL OF REAL
с			C Dar				CERN TWINGHESTICHE CERN CONDUCTIONELLIGHT CERN LOC CLEAR LOC DET	COOD INVIGUISSONS COOD ICCODELICEDEDITS COOD ICCODELICEDEDITS CLUR LOG Dat	CSCPHEINING 12 TINNESHSSONS (S)CEHEINING 12 TINNESHSSONS (S)CEHEINING 12 TINNESHSSONS (S)CPHEINING 12 TINNESHSONS (S)CPHEINING 12 TINNESHSONS (S)	TRANSMISSION LOG DOT DOT (S)CDHERNIDR TH TRANSMISSIONS (202) TRANSMITTA (202)	BRY TWWENESSON LOG DOT DOT (S)WISTER CUBLIC TWWENESSONS (COO) TWWENESSONS (COO) ADMONILUARDIDIT (COO) ADMONILUARDID
в		िष्ट्रहा हा ्री व्या		(T)MASTER ARM EM (S)MORTH ARM ESTOP (F)MORTH A (S)MORTH ARM ESTOP (S)MORTH A ST ST RESET DIT EXT DIT	ARM RM ACU (F)HORTH ARM MCP RM ACU (S)HORTH ARM MCP	(1) SUBST A TRAN TRAG(T) = 40152 INTA (5) SUBST ARMI ESO(T) (5) SUBST I TRAN TRAG(T) (5) SUBST I TRAG (7) SUBST I T	I ACU (T)EAST ABLI NCP	(7)wu ((5)wu ((5)wu ((5)wu ((5)wu ())))) (500 (500)) (500 (500)) (500)) (500 (500)) (500 (500)) (5	(F)WAI ESTOP 1 (S)WAI ESTOP SET RESET DOT	(F)W1 (S)W41 (S)W41 (S)W41 (S)W41 (S)W41 (S)W41 (S)W41 (S)W41 (S)W42	(F)WAI ESTOP (S)WAI ESTOP SET RESET EAT
A					(F) FIELD ON	DICATOR, ON/OFF, OK/NOK, ETC. BUTTON DICATOR		AU BIV AU BIV	5	CLU BILY COOL TREE BILY COOL TRIVENESSON LOG DOT COULD	15 M D
94 8 LAN	ACAI	D : 13900B11								NEXT ASSE	MAT MAT MAT MAT FINIS



	S	3	7	6	5	4		5
		AL SCREENS EXIST FOR ALL 27 ITEMNA 1 SCREENS ARE SHOWN		1Y	<u></u>		~~~~	<u></u>
D					(S) WISTER SCREEN			
		(*)aviz/maic (*)aviz/maic (s)set aviz/maic (s)set aviz/maic (s) (s) (s) (s) (s) (s) (s) (s) (s) (s)	1 POSITION POSITION ANTERNAM MAREER 1 PAGE 100 PAGE 100 1 1 2 5 5 5 5 5 5 5 5 5 5 5 5 5	(F)HORTH ARM (F)ENCT ARM NORTH ARM CONFIGURATION (S)ENST ARM CONFIGURATION NORTH ARM CONFIGURATION (S)ENST ARM CONFIGURATION NORTH ARM CONFIGURATION (S)ENST ARM CONFIGURATION NOTION POSITION NOTION (S)ENST ARM CONFIGURATION NOTION (S)ENST ARM CONFIGURATION NOTION (S)ENST ARM CONFIGURATION NOTION (S)ENST ARM CONFIGURATION NOT (S)ENST ARM CONFIGURATION NO LOCATION (S)ENST ARM CONFIGURATION NO	(5)8ULAP MODECULAP (5)6 BIXY DIMENSISSION LOG DIMENSISSION LOG DIMENSISSIONS (5) (5)0ULAP MODECULAP TRANSJESSIONS (5)	10 MORCOMP (7) GENERATOR 16/5T 10 MORCOMP (5) GENERATOR 16/5T	I (S)COLENNOC W I COLCUT BIENCE I BIG CITCUT BIENCE CITCUT BIENCE DEGRE STRIC DEGRE STRIC DEGRE STRIC OVERCHING I BIG STRIC AMPROACH HON BIGE TELP AMPROACH HON BIGE TELP AMPROACH HON BIGE TELP AMPROACH HON BIGE TELP	(*)MISTER CUBICLE (S) (S)MISTER CUBICLE (S) (S)MISTER CUBICLE (S) (S)MISTER CUBICLE (S) (S)MISTER CUBICLE (S) (S)MISTER CUBICLE (S)MISTER CU
С		() corr			CERT INVESTIGATION	COD INVISUESSONE COD APPOORL DOB LINT COD	I THINGHISSION LOG DOT (S)CENERWOR TH THINGHISSIONS (2020) THINGHISSIONS (2020) ADPOINTED/DETTS (2020) ADPOINTED/DETTS (2020) ADPOINTED/DETTS (2020) ADPOINTED/DETTS (2020) ADPOINTED/DETTS (2020) ADPOINTED/DETTS	INV INVENISSON LOG INVENISSON LOG DOT (S)INFER CUBCLE TINUSINESSONS COON TINUSINESSONS COON TINUSINESSONS COON TINUSINESSONS COON TINUSOPENTS COON TINUSOPENT
в	(F)HEST ANN ESTOP	(5)#EST ANN (7)#EST ANN ACU (7)#EST ANN AC (5)#EST ANN ACU (5)#EST ANN AC (5)#EST ANN ACU (5)#EST (1)#EST (1)#EST (2)#		ז קין קינוצא אאו אסף (ז'נאגד אאו פוזטי פיסט אווי אווי פוזטיי) ע ג (ז'נאטגדו אווי אסף (ז'נגאד אווי פוזטי פיסט ג ג'נגאד ג'נגאט אווי פוזטי	ST ANU ACU (F)EAST ANU ACP ST ST ANU ACU (S)EAST ANU ACP ST ST ANU ACU (S)EAST ANU ACP ST EAST CREAT EAST CREAT EAST CREAT EAST CREAT EAST CREAT EAST CREAT	acu reset Acu reset Acu reset	67)441 (5)441	(F)wi ESTOP (S)wi ESTOP SET RESET DIT
				LEGEND O status indicator, on/off, ok/nok, command button (s) screen (f) field on screen BRV - Kill voice message		D FRE FRE IIIV D THUSINGSSON LOG ENT (S)WA1 1 (S)WA1	COOC FIRE INV FRE INV COOL DIT (S)WL1 (S)WL1 (COOL TRVISUISSONS COOL	
A	ACAD : 1	3900B11					NEXT ASSEMB	UNLES DIMEN UNLES UNEN CALEND



2.4 Bus Signal Driving and Receiving

Bus line driving and receiving are important functions because all control actions are conveyed by the bus lines in the long (up to 13 miles) WYE COMM system cables. It would have been virtually impossible to use conventional commercial digital line drivers and receivers for cable runs of this length and the problem is compounded by high cable shunt capacitance, high series resistance, low leakage resistance to ground and occasional surge voltages. Repeater amplifiers on the observing arms were considered during the design effort but they would have increased operational and circuit complexity, so they were rejected. Unconventional driver/receiver implementations were devised to deal with these problems.

Bus signal transmission and reception are differential to reduce common-mode inteference signal effects. The drivers are connected to the bus only when necessary for message transmission and the receiver circuits are optically-isolated from the control interface's logic circuitry. As a result, the PC and control interfaces are totally isolated from each other and from any grounds. In addition, the bus lines are **each** driven by powerful, opposite-polarity 30 volt signals (60 volt differential) to compensate for line loss and a slow data rate (300 baud) is used to charge and discharge the large bus line capacitance.

Only two types of circuit boards interact with the buses — the Isolated CPU Interface board (C13900S03) used in the control interface modules and the PC Transceiver board (C13900S02) used to translate the PC's RS-232 levels to the system bus levels. The WYE Monitor PC Transceiver is described in Section 2.7 and the WYE Monitor Isolated CPU Interface is described in Section 2.8.

Bus Conditions

The WYE-COMM cables are 25-pair, #22 AWG twisted-pair, unshielded cables that have high series resistance (22.25 Ω /1000 loop-feet), high shunt capacitance (about 20 pF/foot), and an impedance of about 100 Ohms (estimated). The bus lines are not terminated at the ends of the run. There is also a potential for crosstalk from the WYE-COMM voice signals. Cross-talk coupling is not specified and roughly varies as a function of the cable lay (number of twists/foot), proximity of the pairs and length of the cable run. Cross-talk levels as high as about 0.5 VRMS have been measured on some of the pairs. Lightning strikes to the earth, antennas, tracks and buildings can induce high voltage spikes in the cables as a result of couplings between the cables and antennas, railroad track and buildings. These high voltage spike levels have not been measured but are an important design consideration. Drawing C13900S05 is a model based upon recent measurements of the west arm cable at "A" array stations. The loop resistance from the Control Building to AW9 is 3106 Ω and the shunt capacitance is 1.21 to 1.25 μ F; pair shunt resistance, leakage to other pairs and earth ground is not specified. West Arm WYE COMM drawing D13900B02 (circa 1981) shows similar loop resistance values. The east arm values are probably similar since it is about 11 miles.

Bus Surge Voltage Limiting

Although lightning-induced voltages and energies are not quantified, VLA experience has shown that voltage surges can damage equipment. Three-terminal, semiconductor threshold voltage surge arrestors (P1602 Sidactors) in the control interfaces at each antenna or device drop point are triggered into conduction when a bus lines exceeds a threshold of 60 to 90 volts. The Sidactors are connected from each

line to ground. In conduction, the P1602 forward drop is about 1.5 volts and the peak current can be as high as 400 Amperes — these arrestors can dump a lot of energy to ground. The Sidactor's typical response time is about 1 nS. The surge arrestor's peak current is limited by the cable's series resistance as a function of the distance between the interfaces and the place where the voltage spike is induced. The combination of surge arrestors and the cable's distributed shunt capacitance and resistance tends to dampen cable voltage spikes. After a year's service, there have not been any control interface failures, which suggests that these devices provide effective protection.

The bus interface circuitry on the WYE Monitor Isolated CPU Interface Board (C13900S03, used in each control interface) shows MOV's (metallic oxide varistors) connected across the bus lines and from each line to ground. The MOV's are not installed but the board has provisions to install them if required. Operational experience has not shown a need for additional surge limiting measures.

The WYE Monitor PC Transciever module PC board (C13900S02) has K680 MOV's connected across the two bus lines and from each bus line to ground. The P1602 Sidactor used on the WYE Monitor Isolated CPU Interface are not used on the WYE Monitor PC Transceiver board.

Bus States

The bus lines always float relative to earth ground and line voltage levels are limited by the 60volt threshold Sidactors described above. The buses can only have three states: inactive, a "1" state or a "0" state; the levels are described below. The buses are inactive between message transmissions and all drivers are disconnected from the bus lines. To prevent line noise perturbations to the receiving circuitry, the lines are biased to the "0" state in each receiving circuit by 51 k Ω resistors to the isolated power supply outputs; this pulls Line+ to -15 volts and Line- to +15 volts so that there is 30 volts across the lines.

Bus Drive Circuitry

The bus lines are each driven by opposite-polarity 30 volt signals powered by the driving unit's ± 15 volt power supply. If a "1" is being transmitted, Line+ is -15V and Line- is +15V and if a "0" is being transmitted, Line+ is +15V and Line- is -15V. The power supply is a Burr-Brown HPR105 powered by the module's 5 volt power supply. The HPR105 supply outputs are isolated from the input +5V and 5V common - an important requirement discussed below. The schematic designates the supply's +15V and -15V outputs as +15I and -15I and the $\pm 15V$ Common is designated 0I.

Refer to drawing C13900S03, which is the schematic of the Isolated CPU Interface Interface Board. Each bus line is driven by a pair of optical isolators (OPTO1A/OPTO1B and OPTO1C/OPTO1D) that switch the + 15V or - 15V outputs of the isolated dual 15 volt power supply onto the lines as a function of the drive logic and bit state to be output. The power supply common is not ground-referenced to the line drivers; only the +15V and - 15V outputs are used by the optical isolator line drivers. Since the lines are switched between these two outputs, each bit change causes a 30 volt bus line swing. Since the 30 volt signal swings have opposite polarities, for each bit change, the differential signal swing across the lines is 60 volts.

As a result of the use of optical isolator bus drives, only the active interface driver is coupled to the bus; all the other drivers are isolated from the bus. The optical isolator photo transistors have a small leakage current, about 100 nA maximum at 25°C and V_{CE} = 40 volts.

The low-true TX ENABLE (87C51 WR-) enables the isolator drive via U2D to U2C-9 and U2B-5; this term is true only when the TXDATA is active during the 87C51's serial port byte output. The high-true TXDATA (87C51 TXD) data drives U2A and the inverted data (by U2A) drives U2B. Thus, either U2C or U2B sinks current as a function of the data bit state. If the TXDATA bit is a 1, U2C is active low and sinks current through the OPTO1C and OPTO1B LED's; this asserts -15I onto LINE+ and +15I onto LINE- via the isolator's output transistors. If the TXDATA is a 0, U2B is active low and sinks current through OPTO1D and OPTO1A LED's; this asserts +15I onto LINE+ and -15I onto LINE- via the isolator's output transistors. The 150 Ω resistors to VCC limit the isolator diode currents to about 12 mA.

During inactive periods between message transmissions and the intervals between a serial port's byte transmission, TX ENABLE, is low which sets gates U2C and U2B to the inactive-high state so that none of the optical isolators is sinking current. This state disconnects the optical isolator outputs from the bus lines.

The line driving circuitry in the WYE MONITOR PC TRANSCEIVER (C13900S02) is identical to that described above except the transmit enable is the RTS (Request To Send) line from the MAX233 RS-232 to TTL converter.

The NEC PS2501-4 optical isolator on-off switching delay times are typically about 3 μ S, respectively; this delay is very small relative to the 3.33 mS data bit period.

As mentioned above, the bus lines may be subjected to voltage surges; the PS2501-4 optical isolators are capable of maintaining isolation with 1500 volts between the LED inputs and transistor outputs. The high voltage isolation of the Burr-Brown HPR105 power supply is 750 volts, peak for 10 seconds between the +5 volt and common inputs and the +15V, \pm Common and -15V outputs.

Bus Signal Waveform

The bus lines are lossy transmission lines and drawing C13900S05 is a lumped-constant model of the west arm bus in the A array. The model values were measured at the stations noted.

The simplest model for the signal seen at the last A-array antenna on the west arm bus line is the output of an RC low pass filter where R = 3100Ω and C = 1.2μ F — the values from C13900S05. The RC time constant is 3.6 mS and the period of a 300 baud bit is 3.33 mS, about the same as the RC time constant. An alternating 1 and 0 data signal input to the filter would be a 60 volt square wave with a 6.6 mS period. The output across the capacitor would be a simple, almost linear sawtooth function with a peak-to-peak amplitude of about 60% of the square wave input, about 37 volts. This simple RC low-pass filter model roughly represents the worst case of signal degradation on the arm and the AW9 signal waveform resembles the output of this model. Starting at AW9, observations of the signal waveform at each successive inbound station show step-like increases in amplitude and reductions in the capacitive loading.

Bus Receive Circuitry

The receiving circuitry of the Isolated CPU Interface is shown on C13900S03. The PC Transceiver receiving circuitry shown on C13900S02 is virtually identical to that in the Isolated CPU Interface.

The signal receivers use an open-loop operational amplifier as a bit sense detector. Three 330 k Ω resistors are bridged across the bus line. The amplifier's + and - inputs are connected across the center 330 k Ω resistor — an unconventional connection that puts about a third of the line signal difference across the inputs. Since the OP-15 operational amplifiers use JFET input transistors, they are capable of operation with inputs as high as ± 20 volts and a differential input as high as ± 40 volts. The first station on a bus will have the greatest signal amplitude and the levels at the two OP-15 inputs are + and - 5 volts, so the amplifier inputs are not voltage-stressed. The operational amplifier does not use feedback so the amplifier output is at either the + or - saturation levels of about ±13 volts as a function of the data bit state. The only time that the output is not at either extreme is the brief period when the difference between the inputs is zero volts during the signal's ramp-up or ramp-down slope. During this period the output swings from one saturation level to the other as a function of the sequence of bus data states.

Since each receive circuit's load across the bus is 1 megOhm, the total load imposed by all antenna receive circuits is only 111 k Ω .

The amplifier output sources current into the LED anode of OPTO2 through a 10 k Ω limiting resistor. The LED cathode is connected to the analog power suppy common, 0I. A 1N914 diode across the LED clamps the anode to -0.6 volts when the amplifier output is negative. The LED conducts when the amplifier output is greater than about +1.4 volts. When the LED conducts, OPTO2's output is low and gate U6A-3 is also low if enabled by the low-true drive from U2D-11 — the inversion of TX ENABLE. This receive enable is low at all times except when the interface is transmitting.

For interfaces near the control building when the bus signal is a "1", the amplifier's + input is about -5 volts, the - input is at +5 volts and the amplifier output is -13 volts. Gate U6A's output (RX DATA) is a high (a "1") which is input to the 87C51 RXD serial port input. When the bus signal is a "0", the amplifier's + input is about +5 volts, the - input is -5 volts and the amplifier output is +13 volts; thus gate U6A's output is a "0". In the case of an interface at the end of the arm, the amplifier's + and - inputs are reduced to about - and + 3 volts (peak) for a "1" and "0", respectively.

OPTO2 isolates the ampifier and power supply from the interface board's logic circuitry - an important requirement. The driver circuit and all interface's receive circuits are thus isolated from any interface's logic common. This eliminates any common-mode signal perturbations to bus receive circuitry.

When the bus is in the inactive state, all optoisolator drivers are disconnected from the bus which would leave both lines free to float around zero volts. This is an undesireable condition because the OP-15 inputs would follow the two line's noise voltages and the output would flip between + and - 13 volts. The line noise is principally audio frequency crosstalk from WYE-COMM cable voice lines. The modem frequency is 300 Hz; inevitably, the 87C51 UART receive circuitry would be randomly triggered by this audio crosstalk which could result in apparent error-contaminated message bytes. To avoid this problem, the lines are biased to the "0" state by 51 k Ω resistors connected to the isolated power supply outputs. In this state, the 51 k Ω resistor connected to -151 on the LINE+ and the 51 k Ω resistor connected to +151 on the LINE- bias the amplifier's output to +13 volts, the "0" state.

The 51 k Ω bias resistors in series with the three 330 k Ω resistors impose a current drain of 27 micro-Amperes on each isolated power supply. In the inactive and "0" states, the voltage drop across a 51 k Ω resistor is about 1.4 volts; thus the line voltages are each about 13.6 volts (relative to 01) rather than the nominal 15 volt levels. Note that no current flows between the receive circuits for any line state because the interface's isolated DC-DC converter are isolated from ground.

During bus voltage surges, the operational amplifier floats at the line potential and is not stressed because its power is isolated from the interface module's logic circuitry.

RS-232/Bus Level Conversion

The control PC is the signal nexus of the four buses and uses a four-port RS-232 serial interface board. RS-232 signal standards were established for short-run, single-ended serial communications on cable lengths up to 15 meters and with transmit levels of \pm 5V min to \pm 15V max; positive voltages are a "0" and negative voltages are a "1". The receive thresholds are \pm 3V. The RS-232 signal domain is inappropiate for transmission on the long WYE COMM system cables because of the cable's high resistance and capacitance.

Since standard commercial PC serial port boards use the RS-232 signal standard, the most economical RS-232 to bus level implementation is external to the PC; this is done in the WYE Monitor PC Transceiver boards (C13900P13) in the control room WYE Monitor PC Interface Bin Assembly (D13900P09). Four transceiver boards are used; one for each of the three buses.

A MAX233 RS-232 to TTL chip performs the signal transformation. The PC's RTS (Request to Send) term is transformed to TTL and enables the transceiver's bus drive circuitry in a manner similar to the TX ENABLE in the Isolated CPU Interface Board in the control interface units. The PC's RX and TX serial data terms are also transformed by the MAX233. The MAX233 is powered by the transceiver's logic power and has an internal flying capacitor power supply to supply the ± 9 volt power used for RS-232 signal interfacing. The MAX233 has built-in filter capacitors and can supply + and -9V for small external loads.

The MAX233 transmit and receive circuits both invert the input signals. The receive circuits have about 0.5 volt volt hysteresis to reduce sensitivity to line noise effects.

After the three RS-232 PC terms have been transformed to TTL, they are input to the bus drive and receive circuits, similar to those described above.

Bus Driving Component Data Sheets

Data sheets for the P1602 Sidactors, the Burr-Brown HPR105 power supply, NEC PS2501-4 optical isolators, the OP-15 amplifier and the Maxim 233 RS-232 converter are included in Section 5.

Bus Transmission Errors

As in any long-haul digital transmission system, transmission rate is traded for bus length. Because of the large cable shunt capacitance with a transmission rate of 300 baud, the peak signal at the end of the 13 mile cable runs is about 60% of the signal level transmitted by the PC's line drivers. Repeater amplifiers on the observing arms were considered during the design effort, but they would have increased the operational and circuit complexity, so they were rejected. During development, experiments showed that the 300 baud transmission rate provided high reliability communications and a transmission rate of 600 baud is marginal. With a 300 baud transmission rate, monitored functions are each sampled at a 4 second rate; this is roughly the Telescope Operator's problem analysis and response time. Transmission Log screens were briefly described in the Operator Interface discussion. The error analysis software and screens were developed to evaluate transmission reliability during system development and have been retained for maintenance purposes. In normal operation, transmission error rates (parity and no-response) are vanishingly small and have not been quantified. A few errors may occur during intense lightning storms and errors may also occur when antennas are being connocted and disconnected during array reconfigurations.

2.5 87C51FA Micontroller Description

This section is a highlight description of the characteristics of the Intel 87C51FA microcontroller that are important to its use in the Isolated CPU Interface and the Watch-Dog Timer.

The 87C51FA is a member of the eight-bit Intel MCS-51 microcontroller family. The architecture is shown in Figure 6, next page. For a detailed description of the chip's characteristics, refer to the 87C51FA data sheets in Section 5. The 87C51FA has four 8-bit bidirectional parallel I/O ports, three timer/counters (Timer 0, 1 and 2), a programmable timer/counter array (PCA), a 256 byte on-chip RAM memory, an 8 Kbyte on-chip EPROM program memory, a full-duplex programmable serial I/O port, an interrupt structure with seven interrupt sources, and power saving modes. The timer/counters, serial interface and interrupt features are controlled by a bank of Special Function Registers shown in Figure 5 as a block labelled SFRs, Timers, P.C.A. Figure 7 shows the SFRs, their addresses, and their state following a reset. The B register, Accumulator, I/O Ports and PSW addresses fall within the SFR block.

The MCS-51 series of microcontrollers was designed for control applications and has many convenient features for this class of usage. These features include programmable timer/counters, a programmable counter/timer array (PCA), a serial port and an interrupt system. In a typical application, one of the timers may be used as a baud-rate generator for the serial port and the others may be used as event counters, clock rate generators and watch-dog timers. Other valuable features are the use of separate program and data memories, a seven-source interrupt structure with two priority levels, four 8-bit I/O ports, a Boolean processor, and an Accumulator parity bit in the Program Status Word (convenient for serial transmissions). A portion of the on-chip RAM memory is bit addressable for convenient state manipulations. RAM memory provides four selectable bands of registers for operands storage and a stack for interrupt service storage. I/O ports are both byte and bit addressable. The bit-addressable I/O port property makes it easy to manipulate I/O port lines as discretes without having to perform byte mask-merge operations. I/O Port pins may be assigned to alternate functions such as interrupt inputs rather than standard I/O bit functions. Program and data memory are in separate address spaces and may be as large as 64 Kilobytes.

This description is restricted to chip features such as I/O ports, timer/counters, and the interrupt system. Emphasis is given to the operating modes of the timer/counters, PCA, and serial port; the intent is to describe only those features and modes that are relevant to the 87C51's functions in the WYE Monitor system. A brief review of the 87C51FA data sheets shows that the timer/counters, PCA, and serial port have many modes and combinations of these modes. Refer to the 87C51FA data sheets for a complete description of the other modes of the timer/counters, PCA, serial port, and the characteristics of the 87C51. Although chip architecture, registers, instruction types, program and data memory, address modes, instruction timing, etc. are very important topics, they are conventional and are adequately described in Section 5; there is no need to repeat the description.

The following description shows how the mode and control SFRs of these features are set up or initialized but does not describe the firmware program's usage of these features. In addition, the 87C51FA instruction set, assembly language programming techniques, and EPROM programming are not discussed. Lastly, the two firmware programs are not described; these are the subject of another manual.

In both applications, the 87C51FA clock is an on-chip oscillator that uses an external 11.0592 Mhz crystal. In the Isolated CPU Interface, Timer 0 and the PCA use a programmed subdivision of this clock

for I/O port sampling and to drive the MAX695 Watch-Dog Timer chip. Using this clock, Timer 1 functions as a baud-rate generator for the serial port transmit and receive clocks.

Special Function Registers

Special Function Registers (SFR's) control the modes and operation of the timer/counters, PCA, serial port, and interrupt system. Arguments and values for these functions are stored as data in the SFR's. Some SFR's (e.g. IP, IE, T2CON and SCON) are both bit and byte addressable. The timers and PCA modes are controlled by mode registers (e.g. TMOD, T2MOD and CMOD) and they are turned on and off by control registers (e.g. TCON, T2CON and CCON). Thus TMOD's state determines the modes of timers 0 and 1 and TCON turns the timers on and off. SCON controls both the mode and




Figure 6 87C51 Architecture

operation of the serial port. Some SFRs (TL0, TH0, RCAP2L, RCAP2H, CCAP0L, CCAP0H, etc.) contain compare or count values for the timers and PCA. The SMOD1 bit in PCON causes the serial port baud rate to be doubled. Control bits in T2CON select timer/counter 1 or 2 as the clock for the serial port. The IE register enables the interrupts, some of which are the result of timer overflow. The IP register establishes the priority of the six interrupt sources. The functions performed by these SFR mode and control registers are mentioned here to introduce their function. The text below describes the way that the SFR mode and control registers control the timer/counters, PCA, serial port, and interrupt system. Figure 7, (next page) shows the SFR mapping and reset values.

I/O Ports

In the Isolated CPU Interface and Watch-Dog Timer module, the port 0 and port 1 latches are convenient state memories for command state outputs. The Isolated CPU Interface uses five, port 2 bits in the input mode to read the hard-wired antenna ID value, i.e. antenna serial number code. The Watch-Dog Timer module uses port 2.7 in the output mode to clock the MAX695 WDI (watch-dog input), port 2.6 in the output mode to reset the 74LS74 flip flop, and port 2.0 in the input mode to sense the Quiet switch state.

All four 87C51 I/O ports (Figure 8, next page) are bidirectional and each port bit can be individually set to input or output. Each port bit consists of a latch (SFR's P0 through P3), an output driver, and an input buffer. Ports 1, 2 and 3 have internal pullups. Port 0 has open drain outputs. The

pullup FET in the Port 0 output driver is used only when the port is emitting 1's during external memory accesses; otherwise the pullup FET is off. Port 0 output buffers can sink 3.2 mA at 0.45 volts. Ports 1, 2 and 3 output buffers can sink 1.6 mA at 0.45 volts. The control interface modules use Port 0 for command outputs because of the Port's higher drive capabilities.

The 87C51's bidirectinal I/O ports are used as parallel interfaces by the Isolated CPU Interface Board. All the Port 1 and Port 3 pins are multifunctional. They are not only port pins, but also serve the functions of various special features listed below. The alternate functions are activated when the corresponding latch in the port SFR contains a 1; otherwise the port pin is stuck at 0.

The output drivers of Ports 0 and 2 and the input buffers of Port 0 are used in accesses to external

the byte being written or read. In the two WYE Monitor applications, the program memory is an on-chip EPROM, therefore these ports are not used as a multiplexed addressdata bus.

Some instructions that read a port read the latch and others read the pin. Which ones do which? The instructions that read the latch rather than the pin are the ones that read a value, possibly change it, and then rewrite it to the latch. These are called "read-modify-write" instructions. The instructions listed below are read-modify-write instructions. When the destination operand is a port or a port bit, these

F8	P5 00000000	CH 00000000	CCAPOH XXXXXXXXX		CCAP2H XXXXXXXX		CCAP4H	i	ļ
FO	•B 00000000				AD7 00000000			SEPSTAT XXXXX000	_ '
E8	C1CON 00000000	CL 00000000	CCAPOL XXXXXXXX	CCAP1L XXXXXXXX	CCAP2L XXXXXXXX	CCAP3L XXXXXXXX	CCAP4L XXXXXXXX	 	1
E0	*ACC 00000000				AD6 00000000			SEPDAT	e
D8 :	CCON 00X00000	CMOD 00XXX000	CCAPM0 X0000000	CCAPM1 X0000000	CCAPM2 X0000000	CCAPM3 X0000000	CCAPM4 X0000000		
DO	*PSW 00000000				AD5 00000000			SEPCON XX000000	
68	T2CON 00000000	T2MOD XXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000			6
00	P4 00000000				AD4 00000000		EXICON X0000000	ACMP 00000000	6
B 8	•IP X0000000	SADEN 00000000	C1CAP0H XXXXXXXXX	C1CAP1H XXXXXXXX	C1CAP2H	C1CAP3H XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	C1CAP4H XXXXXXXXX	CH1 00000000	6
30	•P3				AD3 00000000	IPAH 00000000	IPA 00000000	IPH X0000000	e
48	*IE 00000000	SADDR 00000000	C1CAPOL XXXXXXXXX	C1CAP1L XXXXXXXXXX	C1CAP2L XXXXXXXXX	C1CAP3L XXXXXXXX	C1CAP4L XXXXXXXXX	CL1 00000000	•
10	*P2 00000000				AD2 00000000	OSCR XXXXXXXX	WDTRST XXXXXXXXX	IEA 00000000	A
98	*SCON 00000000	*SBUF XXXXXXXX	C1CAPM0 X0000000	C1CAPM1 X0000000	C1CAPM2 X0000000	C1CAPM3 X0000000	C1CAPM4 X0000000	C1MOD XXXX0000	9
»	*P1				AD1 00000000			ACON XX000000	9
88	*TCON	*TMOD 00000000	•TL0 00000000	•TL1 00000000	•TH0 00000000	•TH1 00000000			8
	*P0	*SP 00000111	*DPL 00000000	*DPH 00000000	AD0 00000000			*PCON** 00XX0000	8
æ !				are Description 4 is not affecte		ns of these SF	Rs)		

memory. In this usage, Port 0 outputs the low byte of the external memory address, time-multiplexed with




Figure 8 87C51 Port Bit Latches and I/O Buffers

instructions read the latch rather than the pin:

ANL	(Logical AND, e.g., ANL P1,A)
ORL	(Logical OR, e.g., ORL P2,A)
XRL	(Logical EX-OR, e.g., XRL P3,A)
JBC	(Jump if bit=1 and clear bit, e.g., JBC P1.1, LABEL)
CPL	(Complement bit, e.g., CPL P3.0)
INC	(Increment, e.g., INC P2)
DEC	(Decrement, e.g., DEC P2)
DJNZ	(Decrement and jump if not zero, e.g., DJNZ P3, LABEL)
MOV PX.Y,C	(Move carry bit to bit Y of Port X)
CLR PX.Y	(Clear bit Y of Port X)
Set PX.Y	(Set bit Y of Port X)

The last three instructions in this list read the port byte, all 8 bits, modify the addressed bit, and then write the new byte back to the latch.

All of the Port 1 and Port 3 pins are multifunctional. They are not only port pins, but also serve alternate functions listed below. The alternate functions are selected when the associated port latch bits are set. Power reset sets all the alternate function latch bits.

P0.0/ADO- Mulitplexed Byte of Address/Data for External Memory. This alternate function is not used in the two WYE Monitor applications. P0.7/AD7 P1.0/T2 T2 Timer/Counter 2 external imput. Not used in the WYE Monitor applications. P1.1/T2EX Timer/Counter 2 capture/reload trigger. Not used in the WYE Monitor applications. P1.2/T2EX Timer 2 Reload/Capture/Direction control. Not used in the WYE Monitor applications. P1.3/CEX0 PCA Module 0 Capture Input, Compare/PWM output. Not used in the WYE Monitor applications. P1.4/CEX1 PCA Module 1 Capture Input, Compare/PWM output. Not used in the WYE Monitor applications. P1.5/CEX2 PCA Module 2 Capture Input, Compare/PWM output. Not used in the WYE Monitor applications. P1.6/CEX3 PCA Module 3 Capture Input, Compare/PWM output. Not used in the WYE Monitor applications. P1.7/CEX4 PCA Module 4 Capture Input, Compare/PWM output. Not used in the WYE Monitor applications. P2.0/A8-High Byte of Address for External Memory. Not used in the WYE Monitor applications. P2.7/A15 P3.0/RXD Serial Port Input. This function is used only in the Isolated CPU Interface. P3.1/TXD Serial Port Output. This function is used only in the Isolated CPU Interface. P3.2/INTO- External Interrupt 0. The Watch-Dog Timer module uses Interrupt 0 to sense the PC hold-off signal. P3.3/INT1- External Interrupt 1. Not used in the WYE Monitor applications. P3.4/T0 Timer/Counter 0 external clock input. Not used in the WYE Monitor applications. P3.5/T1 Timer/Counter 1 external clock input. Not used in the WYE Monitor applications. P3.6/WR-Write Strobe for External Data Memory. Used only in the Isolated CPU Intreface. P3.6/RD-Read Strobe for External Data Memory. Used in both applications.

Timer/Counters

The 87C51FA has three 16-bit timer/counter registers, Timer 0, Timer 1, and Timer 2. Each consists of two 8-bit registers, THx and TLx, (x = 0, 1 and 2). All three can be configured to operate as timers or event counters.

In the "timer" function, TLx is incremented every machine cycle; therefore one can think of it as counting machine cycles. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the "counter" function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0, T1, or T2. In this function, the external input is sampled during S5P2 of every machine cycle. (See the internal clock states description in the 87C51FA data sheets in

Section 5.) When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register in the S3P1 of the cycle following the one in which the transition was detected. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle of the exteral input signal but to insure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

In addition to the Timer or Counter selection, Timer 0, and Timer 1 have four operating modes. Timer 2 is has three modes of operation: "capture," "auto reload" and baud-rate generator.

Timer/Counters 0 and 1

The Isolated CPU Interface uses Timer/Counters 0 and 1. The Watch-Dog Timer does not use these timer/counters. For brevity, they are called Timer 0 and Timer 1.

Timers 0 and 1 are very similar and both operate in mode 2. Figure 9 shows the mode 2 configuration. Timer 0 is used as the baud-rate generator for the serial port and Timer 1 is used as a data sampling clock for the parallel I/O ports.

Register TMOD specifies Timer/Counters 0 and 1 modes. Register TCON controls the operation (i.e. turns them on and off) of these two timer/counters. Timer 2 uses a separate mode/control register T2CON.

Mode 2 for Timer/Counter 1 is used to generate the 300 baud serial port shift clocks in the Isolated CPU Interface Board application. Mode 2 configures the timer register as an 8-bit counter (TL1) with automatic-reload as shown in Figure 9. The initialization firmware loads A0H (160D) into TH1. Overflow from TL1 sets TF1, the interrupt flag, and reloads TL1 with the contents of TH1; the overflow-induced reload leaves TH1 unchanged. The interrupt flag TF1 does not cause an interrupt because the ET1 bit in the IE register is a 0. The processor clock is 11,059,200 Hz so the divide-by-12 counter produces a timer 0 and 1 clock rate of 921,600 Hz. C/T- (in TMOD) is 0 and TR1 (in TCON) is a 1. The Timer 1 overflow is 300 Hz and is used as the baud rate for the serial port; see figure 13, for the usage of the Timer 1 overflow.

Timer O's mode 2 operation is identical to that in Timer 1. TF0, the interrupt flag, is set by overflow and is enabled in the interrupt system by ET0 in the IE. TH0 is set to 00H, which produces a Timer 0 overflow rate of 3600 Hz that is used by the Isolated CPU Interface firmware as a data sampling clock for the parallel I/O ports.

See the TMOD, TCON and IE tables in the 87C51 data sheets for additional details on the usage of these mode and control bits.




Figure 9 Timers 0 and 1, Mode 2

Timer 2

Timer 2 is a 16-bit timer/counter. Timer 2 is has three modes of operation: "capture," "auto reload", and baud-rate generator. Since neither WYE Monitor application uses this timer/counter, it is not described.

PCA, Programmable Timer/Counter Array

The PCA is used in both the Isolated CPU Interface and the Watch-Dog Timer module.

The Programmable Timer/Counter Array consists of a 16-bit counter/timer and five 16-bit compare/capture modules as shown in Figure 10. Figure 11 shows the PCA Timer/Counter. The PCA timer/counter serves as a common time base for the five modules and is the only timer that can service the Its clock input can be PCA. programmed to count any of the following signals: 1) Oscillator frequency \div 12; 2) Oscillator frequency \div 4; 3) Timer 0overflow; 4) External input on EC1 (P1.2).





Figure 10 Programmable Counter Array

Each compare/capture module can be programmed in any of the following modes: 1) Rising and/or falling edge capture; 2) Software timer; 3) High speed output; 4) Pulse width modulator. Module 4 can also be programmed as a watch-dog timer.

The PCA Timer/Counter is controlled by CMOD, the PCA Counter Mode Register. Each module has a mode register, CCAPMn (n = 0, 1..4) to select the module function. Each module has a pair of 8-bit compare/capture registers, CCAPnH and CCAPnL, that store the time when a capture event occurred or when a comparator event should occur. The CMOD, CCAPnH, CCAPnL and CCAPMn registers are shown in the 87C51 data sheets.

CPU the Isolated In Interface Board application, PCA Module 4 is used to generate a 14 Hz clock for the MAX695 Watch-Dog chip. In this application, CMOD is set to 00H; this sets the PCA input clock mode to Fosc + 12. CR, the Counter Run bit (in CCON), is set to 1; CH and CL are set to 00H. This setting makes the counter divide by 65,536. WDTE



(in CMOD) is set to 1, which enables the watch-dog timer function on PCA module 4. Figure 11 shows the PCA module 4 in the watch-dog timer mode. CCAPM4 is set to 4CH, which sets ECOM4, MAT4 and TOG4 to 1. This enables the comparator function, flags the CCF4 bit in CCON (flagging an interrupt), and causes the P1.7 pin to toggle when the interrupt is generated.




Figure 12 PCA Module 16-Bit Software Timer Mode

Since P1.7 is used for parallel I/O, any interrupt-driven

activity on this pin would perturb the device interface. The CCAPM4 configuration described above is required for the operation of Module 4's timer function. To avoid activating P1.7, the firmware main loop recurrently tests the state of the PCA CH and CL counters. When the count reaches a threshold value, the Module 4 CCAP4H and CCAP4L capture registers are set to new values so they never match the PCA's CH and CL, therefore P1.7 is never interrupt-driven. When the capture registers are set to new values, the software also toggles the MAX695 WDI input via the RD- pin.

See the CMOD, CCON, CCAP4H, CCAP4L tables in Section 5 for details of these SFR registers.

The Watch-Dog Timer module does not use timers 0, 1 and 2. The PCA is used for four timing functions and modules 0 through 3 operate in the 16-bit Software Timer Mode. Figure 13 shows the module-counter configuration. Power reset clears the CPS1 and CPS0 bits (in CMOD); this selects Fosc + 12 (e.g. 921,600 Hz) for the PCA clock. The firmware sets the CR bit in CCON; this enables the PCA clock to the counter. The PCA counter (CH and CL) overflow sets flag CF in CCON but does not cause an interrupt because ECF (in CMOD) is also a 0 as it was also cleared by the reset. The comparator enable bit, ECOMn in the CCAPMn register, is set to a 1 when the firmware loads a 16-bit value in CCAPnH and CCAPnL. The firmware sets the MATn and ECCF bits in CCAPMn; these permit a comparator match to set the CCFn interrupt flag in CCON. The five CCFn flags are OR-ed in the Interrupt Source Logic; the firmware must test the CCFn flag states to determine which module set the interrupt.

See the CMOD, CCON, CCAPMn tables in the 87C51FA data sheets in Section 5. The Interrupt Source Logic is described below.

Serial Port Interface

The Isolated CPU Interface uses the serial port for message byte reception and transmission and is assigned the highest priority in the IP register. The serial port is not used by the Watch-Dog Timer module because it is not involved in message activity.

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, which means that it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still hasn't been read by

the time reception of the second byte is complete, one of the bytes will be lost. The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.




Figure 13 Serial Byte Format

The serial port can operate in 4 modes; Mode 3 is used in the Isolated CPU Interface Board. In Mode 3, 11 bits are transmitted through TXD or received into RXD: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8 in SCON) can be assigned the value 0 or 1. Or, for example, the parity bit (P in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is variable and is generated by Timer 1. Figure 13 shows the serial byte format.

Figure 14 shows the operation of the Serial Port in Mode 3.

The serial port control and register is the Special status Function Register SCON. This register contains the mode selection bits SMO and SM1, the 9th data bit for transmit and receive, TB8 and RB8, and the serial port interrupt bits TI and RI. SCON is initialized to Mode 3 by the firmware. SCON is shown in the 87C51FA data sheet in Section 5. The SMOD1 bit in PCCON is initialized to 0 by the power reset.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. In Mode 3, reception is initiated by the incoming start bit if REN = 1 in SCON.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th position of the transmit shift




Figure 14 Serial Port Mode 3

register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter; therefore, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.

Transmission begins with the activation of the "Write to SBUF" signal, which puts the start bit in TXD. One bit time later; DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeroes are clocked in.

As data bits shift out to the right, zeroes are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeroes. This condition flags the TX Control unit to do one last shift, then deactivate SEND- and set TI. This occurs at the 11th divide-by-16 rollover after the "write to SBUF".

Reception is initiated by a detected 1-to-0 transition at RXD. For this purpose RXD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divideby-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that appeared in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit reverts back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register and reception of the rest of the frame will proceed.

As data bits come in from the right, I's shift out to the left. When the start bit arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI in SCON. The signal to load SBUF and RB8 and to set RI, will be generated only if the following conditions are met at the time the final shift pulse is generated:

1) RI = 0, and 2) Either SM2 = 0 or the 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost and RI is not set. If both conditions are met, the received 9th data bit goes into RB8 and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a new 1-to-0 transition at the RXD input.

Note that the received stop bit state is ignored; the validity of the stop bit can be checked with Framing Error Detection.

Interrupts

The Interrupt Source Logic is shown in Figure 15 (next page) and provides 7 interrupt sources.

The External Interrupts INTO- and INT1- can be either level-activated or transition-activated, depending on bits ITO and IT1 in TCON. The flags that actually generate these interrupts are bits IEO and IE1 in TCON. For external interrupts, there are two ways that the interrupt request flag that generated the interrupt is cleared. If the external interrupt is transition-activated, on-chip logic clears the flag when the service routine is vectored to. If the interrupt was level-activated, then the external requesting source

controls the request flag rather than the onchip logic.

In the Watch-Dog Timer module, the PC hold-off signal clocks the 74LS74 flipflop. The flip-flop's Q- output goes low, which activates INTO-. Bit ITO in TCON is initialized to a 1 which makes INTOnegative-edge triggered.

The Timer 1 and Timer 0 Interrupts are generated by TF0 and TF1 in TCON, which are set by a rollover in their respective timer registers in mode 2. When a timer interrupt is generated, the flag that generated it is cleared by the on-chip logic when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI in SCON. Neither of these flags is cleared by chip logic when the service routine is vectored to. The service routine will have to determine whether it was RI or TI that generated the interrupt, and the flag bit will have to be cleared in firmware.




Figure 15 Interrupt Source Logic

The Timer 2 interrupt is generated by the logical OR of RF2 and EXF2. Neither of these flags is cleared by chip logic when the interrupt service routine is vectored to. The service routine will have to determine whether it was TF2 or EXF2 that generated the interrupt, and the flag bit will have to be

cleared in firmware. Timer 2 is not used in either WYE Monitor application.

PCA interrupts are generated by the logical OR of the following flags: CF, CCF0, CCF1, CCF2, CCF3 and CCF4, all in CCON. None of these flag bits are cleared by chip logic when the service routine is vectored to. The service routine must determine which flag triggered the interrupt and clear it. The PCA interruput is enabled by bit EC in the IE register. In addition, the CF flag and each of the CCFn flags must be enabled by bit ECF in CMOD and ECF in




Figure 16 Interrupt Control System

CCAPMn before they can cause an interrupt.

All of the bits that generate interrupts can be set or cleared by software with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be cancelled in software.

Each of these interrupts can be individually enabled or disabled by setting or clearing a bit in IE. Note that IE has a global disable bit, EA, which disables all interrupts at once. The IE and IP register tables are shown in the 87C51 data sheets. Figure 16 (previous page) shows the basic 8051 Interrupt Control System.

Priority Level Structure

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in IP. A low-priority interrupt can itself be interrupted by a high-priority interrupt but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level, there is a second priority structure determined by the polling sequence as follows:

so	DURCE	PRIORITY WITHIN LEVEL	VECTOR ADDRESS
1.	INTO-	(highest)	0003н
2.	Timer O		0008H
3.	INT1-		0013H
4.	Timer 1		00 1B H
5.	PCA		0033H
6.	Serial Port		002 3H
7.	Timer 2	(lowest)	002BH

Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

How Interrupts Are Handled

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- 1. An interrupt of equal or higher priority level is already in progress.
- 2. The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
- 3. The instruction in progress is RETI or any access to the IE or IP registers.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one more instruction will be executed before any interrupt is vectored to.

The polling sequence is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. Note that if an interrupt flag is active but not being responded to for one of the above conditions and if the flag does not continue to be active when the blocking condition is removed, the denied interrupt will not be serviced. The interrupt logic does not store the occurrence of unserviced interrupts. Every polling cycle is new. The user must take this potential loss of unserviced interrupts into account in the logic design.

The polling cycle/LCALL sequence is illustrated in Figure 17.

Note that in accordance with the above rules, if an interrupt of higher priority level goes active prior to S5P2 of the machine cycle labeled C3 in Figure 17, then it will be vectored to during C5 and C6 without any instruction of the lower priority routine having been executed. Therefore, the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases, it doesn't. It never clears the PCA, Serial Port, or Timer 2 flags. This has to be done in the user's software. It clears an external interrupt flag (IE0 or IE1) only if it was transition-activated. The hardware-generated LCALL pushes the contents of the Program Counter onto the stack (but does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to, as shown on the previous page.

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off.


Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress.

External Interrupts

The external sources can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx = 0, external interrupt x is triggered by a detected low at the INTx- pin. If INTx- = 1, external interrupt x is edge-triggered. In this mode if successive samples of the INTx- pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then

requests the interrupt.

Since the extenal interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 12 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the



external source has to hold the request pin high for at least one cycle, and then hold it low for at least one cycle to ensure that the transition is seen so that the interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the service routine is completed or else another interrupt will be generated.

Response Time

The INTO- and INT1- levels are inverted and latched into IE0 and IE1 at S5P2 of every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes two cycles. Thus a minimum of three complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine. Figure 17 shows the interrupt response timing.

A longer response time will result if the request is blocked by one of the previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in the final cycle, the additional wait time cannot be more than 3 cycles, since the longest instructions (MUL AND DIV) are only 4 cycles long. If the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 4 cycles to complete the next instruction if the instruction is MUL or DIV). Therefore, in a single-interrupt system the response time is always more than 3 cycles and less than 8 cycles.

Reset

The reset input is the RST pin, which is the input to a Schmidt Trigger. A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods) while the oscillator is running. The CPU responds by executing an internal reset. It also configures the ALE and PSEN- pins as inputs; they are quasi-bidirectional. The internal reset is executed during the second cycle in which RST is high and is repeated every cycle until RST goes low. It leaves the internal registers as shown in Figure 7.

The internal RAM is not affected by reset. When VCC is turned on, the RAM content is indeterminate unless the 87C51FA is returning from a reduced power mode of operation. The reduced power mode of operation is not used in the Isolated CPU Interface Board or the Watch-Dog Timer applications but one bit of the PCON power control Register in the Special Function Registers is important. This bit is SMOD1 which is bit PCON.7. It causes the serial port baud rate to be doubled when set.

2.6 WYE Monitor System PC Configuration

This section describes the configuration of the WYE Monitor System's control PC. The intent of this description is to provide an overview of the PC's important features. A very detailed description is unnecessary because the most of the components could be replaced by generic equivalents. However, in some cases important features or critical components are identified.

Two PC's are used in the system. One is on line and the other is a ready spare that can be powered up and put into service by turning on the power and actuating the bus switchover unit. Their reliability has been enhanced by using rotating components with high MTBF's.

The PC uses a 486DX processor with 8 MB of RAM on a generic mother-board. 2 MB of the RAM are used as virtual memory and 3 MB are used for program segment swapping. The Hard Disk is a Quantum 127 MB unit with an IDE controller that has a 250,000 hour (estimated) MTBF for long-term reliability. The following components are used for program development: a 3.5", 1.44 MB floppy disk, a keyboard and mouse. The keyboard can be used to stop the control program execution.

The power supply has been upgraded by replacing the sleeve-bearing cooling fan with a ballbearing fan having a 60,000 hour MTBF (estimated).

The monitor is a 14" CTX super-VGA unit used in the VGA mode. An Elographics Intellitouch Touch Screen is installed on the monitor screen. This is a surface acoustic-wave device controlled by an interface board in the PC.

The following boards are installed in the PC:

1) An Elographics Intelitouch Controller.

2) A four-port serial I/O card supplied by Willie's Computer Software Company.

3) A TVGA 800CL video card.

4) A Covox Soundmaster 2 audio card with a microphone jack for voice message input. The speakers are outside the computer cabinet.

5) A Super I/O Card with an IDE hard disk interface and a 3.5" floppy disk controller, two serial ports, one parallel port and one game port. One serial port on the Super I/O Card is disabled and the other is connected to a mouse used for program development.

The four-port serial board drives the four buses and the ports share a common interrupt. The four ports are COM3, COM4, COM5 and COM6. The mouse is on COM1 and the Touch Screen controller is on COM2.

2.7 WYE Monitor PC Interface Bin

The WYE Monitor PC Interface Bin contains the modules that transform the computer's serial port RS-232 signals to the WYE Monitor bus levels and resets the PC in the event of an apparent control program crash. These modules are the PC Watchdog, the PC Transcievers and the Power Supply, which are described below. Drawing D13900P09 is the bin assembly drawing and shows the module and I/O connector locations. The bin interconnect and I/O wiring is shown on drawing C13900W04, the WYE Monitor PC Interface Bin Wiring Diagram. The WYE Monitor A&B Switch Box is not installed in this bin but is included for convenience.

The WYE Monitor PC Interface Bin Assembly drawings are listed below and for convenient reference, reduced-scale copies of these drawings follow this section.

D13900P09	WYE Monitor PC Interface Bin Assembly
C13900W04	WYE Monitor PC Interface Bin Wiring Diagram
C13900P13-20	PC Transceiver Module Assembly, East Arm
C13900P13-30	PC Transceiver Module Assembly, North Arm
C13900P13-40	PC Transceiver Module Assembly, West Arm
C13900P10	WYE Monitor PC Module Watchdog Assembly
C13900P14	WYE Monitor Power Supply Module Assembly
B13900W07	WYE Monitor A&B Switch Box Wiring Diagram

WYE Monitor Watch-Dog Timer

A watch-dog timer is a circuit that automatically invokes a reset unless the system being watched sends regular hold-off signals to the watch-dog. These circuits are used in applications where high reliability is required.

The WYE Monitor control PC's 110 VAC power is controlled by a firmware program in the Watch-Dog Timer module. The Watch-Dog Timer's function is to monitor the execution of the PC's program; in the event of a problem, it cycles the PC's power to induce a power reset and program reboot.

The WYE Monitor PC Watch-Dog Timer is installed in Slot 3 in the WYE Monitor PC Interface Bin. The Watch-Dog Timer's circuitry is packaged on a Vector CG2-95 Card Mount circuit board. The front panel has a green "Power On" LED, a yellow "Alarm" LED and a "Quiet" pushbutton switch; these LED's and switch's functions are described below. The major circuit components are an Intel 87C51 microcontroller and a Maxim MAX695 Microprocessor Supervisory Circuit to sense bin power failures and 87C51 firmware crashes. The other components are a 74LS74 "D" flip-flop, an alarm beeper, and an LM7805T power regulator to produce +5 volt logic power from the bin's +12 volt DC power supply. Three red LED's are installed in a dip header on the circuit board for bench test purposes.

The Watch-Dog Timer drawings are listed on the next page and for convenient reference, reducedscale copies follow this section.

C13900P10	WYE Monitor PC Watchdog Module Assembly
C13900P11	WYE Monitor PC Watchdog Circuit Board Assembly
C13900S06	WYE Monitor PC Watchdog Circuit Board Schematic Diagram
A13900P12	WYE Monitor Watchdog Ciruit Board Dip Header Assembly

this manual.

The firmware program contains the Watch-Dog Timer's logic. The program's operations are described by the text and synopsis below — a detailed description of the program is beyond the scope of

The Watch-Dog Timer has four operating modes: normal, PC restart, scream and maintenance. Normal mode verifies the proper execution of the PC control program. The PC restart mode is entered from the normal mode when the Watch-Dog Timer detects an apparent fault in the execution of PC control-monitor program or detects a bin power problem. The scream mode is entered when the Watch-Dog program detects an alarm condition; the beeper is pulsed to alert the telescope operator and the alarm LED is powered. The maintenence mode is used when the PC is taken off-line for program or hardware maintenance.

In the normal mode, the Watch-Dog program monitors the PC control program activity. After the control program has been started, it outputs a character on the printer port at 2 pulse/Second intervals. Bit D0 in this character is the PC program hold-off signal. The Watch-Dog Timer is connected to the D0 bit. If the timer's program detects a cessation of the hold-off signal, it decides that the PC program is not operating properly or has crashed, etc. The Watch-Dog program then shifts to the Restart Mode, in which the PC power is turned off for 10 seconds and then back on, to force a PC power-on reset. After a 10 second delay for the program to reach the point at which it should output the hold-off signal, the Watch-Dog program makes two more attempts to induce a PC program reset. If the third reset attempt is unsuccessful, the Watch-Dog program shifts to the scream mode. During the normal mode, the power LED is illuminated.

The maintenance mode is entered by an operator intervention. Three quick actuations of the Quiet push button will activate the maintenance mode. Upon entry to the maintenance mode, the beeper is pulsed several times to acknowledge the maintenance mode request and the program starts an entry delay period of 60 seconds. During this period, the program holds the PC power on and ignores the presence of the hold-off, if it is present.

After the 60 second entry delay, the presence of the hold-off signal will trigger the program to exit from the maintenance mode. Before exiting the entry delay, the program will sound a 10 second series of beeps to query the telescope operator for exit confirmation. If the Quiet button is pushed within a 60 second grace period, the program will restart the maintenance mode. If the Quiet button is not pushed before the exit delay expires, the program will revert to the normal mode.

When the bin Power Supply is turned on, after the 87C51 microcontroller is power-on reset by the MAX695 (described below), the Watch-Dog program waits 60 seconds to permit the PC to boot up before it begins to test for the presence of the 2 pulse/second hold-off signal.

A synopsis of the Watch-Dog Timer's 87C51 firmware program is shown on the next page:

```
Begin:
        Initialize Stack, PCA, 1/0
Set_Tries:
        Boot_Tries = Retries
While Boot_Tries > 0
        Boot_PC:
                 Turn on Power to PC
                 For Boot Delay
                         If Quiet Button is pressed
                                  Call Maint_Test
        Check_PC:
                 While PC is sending pulses
                 Pulsing:
                         Make sure alarm and beeper are off
                         Boot_Tries = Retries
                         If Quiet Button is pressed
                                 Call Maint_Test
                 No_Pulse:
                         Turn on Alarm LED
                         For Exit Delay
                                  Wait
                         Reset_PC:
                                  Decrement Boot_Tries
                                  Turn off PC power
                                  Turn off Power LED
                                  For Offtime
                                          Wait
                                  Turn on PC power
                                  Turn on Power LED
Scream:
        While Quiet Button is not pressed
                Pulse Alarm Beeper
                 IF PC pulses resume
                         Go To Pulsing
Flash:
        While Quiet Button is pressed
                Wait
        While PC is not pulsing
                 Flash Alarm LED
                 If Quiet Button is Pressed
                         Call Maint_Test
                 Go To Pulsing
Maint_Test:
        If Quiet Button is pressed quickly three times
                 Call Maint_Mode
        Return
Maint Mode:
        Send Audible Acknowledge
        For Entry Interval
                 Flash Power LED
        While PC is not pulsing
                 Flash Power LED
         For Grace Interval
                 Flash Power LED
                 Send audible Query every few seconds
                 If Quiet Button is pressed
                         Go To Maint_Mode
         Return
```

```
45
```

Refer to the schematic diagram C13900S06, and note that the LED's and beeper are driven by 87C51 Port 0 bits 0.1 through 0.7 (bit 0.4 is not used). Port 0.2 senses the Quiet switch's state. Also note that 87C51 Port 2.6 clocks the MAX695 WDI input and Port 2.7 direct resets the 74LS74 flip-flop. Port 0.0 drives a solid state 110 VAC relay mounted on the back of the bin; this relay provides the PC's 110 VAC power. When the PC is powered, Port 0.0 is low and sinks current from $V_{\rm CC}$ through the .olid state relay. To reset the PC, the program firmware sets Port 0.0 high which disconnects the PC's 110 VAC power.

The Watch-Dog timer uses the 87C51 Timer 1, Timer 2 and the PCA (programmable counter array) features. These are briefly described in Section 2.4. The Intel 87C51 Microcontroller is also used in the Isolated CPU Interface Board, Section 2.7.

The positive-going edge of the PC's printer port hold-off signal, bit D0, clocks the 74LS74 flipflop. The 74LS74 Q- output goes low and the negative edge transition activates the 87C51 INTOinterrupt input. During the ensuing response to the interrupt, Port 2.7 is set low and then high to clear the flip-flop for the next hold-off signal.

Three red LED's are installed on dip header DV10 and are only visible when the module is operated on an extender cable. These LED's are intended to be used during bench tests. LD3 is driven by Port 0.7 and flashes each time the confirmation signal occurs. LD4 and LD5 do not have any functional assignment.

The application of the MAX695 chip in the Watch-Dog Timer is very similar to its usage in the Isolated CPU Interface board described in Section 2.7. See this section for a description of the chip's functions in these two applications. The only difference between the usage of this chip in the Watch-Dog Timer and Isolated CPU Interface is that in the Isolated CPU Interface, the chip's WDI input is driven by the 87C51 RD/ pulse. The Watch-Dog Timer uses Port 2.6 to drive the WDI input and this port is pulsed during each pass through the normal mode code.

The module is powered by 12 volts DC from the WYE Monitor Power Supply (see below). The 12 volts is regulated to +5 volts DC by an LM7805 regulator; this powers the Watch-Dog Timer circuitry.

WYE Monitor PC Transceiver Module

The WYE Monitor PC Transceiver translates the PC's serial RS-232 signal levels to the bus levels described in Section 2.5. Four types of transceivers are used, one for each bus and they are installed in bin slots 4 through 7; see D13900P09, the bin assembly drawing above. The four transceivers are functionally identical and differ only in the panel label. It is possible to use any transceiver type in another transceiver's slot but this is operationally confusing because it is misleading.

The transceiver's circuitry is contained on a PC board installed in the front of a Vector CG2-95 card mount module. The circuit board is common to all four types of transceivers. Five jumper wires connect the PC board to the Vector PC board 12 volt power, signal buss lines and earth ground. These are connected to the bin backplane wiring via the Vector Board's card edge connector contacts. The connections between the transceiver PC board and the CG2-95 card-edge contacts are shown on the PC Interface Bin Wiring Diagram, C13900W04. The PC's RS-232 bus signals are connected to the module's front panel 25-socket "D" connector. The RS-232 signals are RX (Receive Data), TX (Transmit Data) and RTS (Request to Send).

The transceiver modules are powered by +12 VDC from the WYE Monitor Power Supply (see below). The +12 VDC power is regulated to +5 V DC by an LM7805 regulator. The bus drive and receive circuitry is powered by a Burr-Brown HPR105 which produces + and - 15 VDC. The three power supply outputs are designated +15I, 0VI and -15I. These three outputs are isolated from the supply's + 5 volt and 5 volt common inputs.

The MAX233 RS-232 to TTL converter chip is powered by +5 volt logic power. The chip has an internal flying capacitor power supply to provide the ± 9 volt power used for RS-232 signal interfacing. The MAX233 can also supply +9V and -9V for small external loads.

Two front panel LED's indicate bus signal activity; the amber LED (D5) flickers to show monitor message activity and the green LED (D6) flickers to show command and monitor request activity.

For convenient reference, the WYE Monitor PC Transceiver drawings follow the text at the end of this section; these drawings are:

C13900P13	WYE Monitor	PC Transceiver	Assembly
C13900P01	WYE Monitor	PC Transceiver	PCB Assembly
C13900S02	WYE Monitor	PC Transceiver	PCB Schematic

WYE Monitor line driving and receiving was described in Section 2.4; see this Section for a detailed description of these functions. The transceiver's line drive and receive circuitry is very similar to that in the Isolated CPU Interface Board circuitry and do not require additional description here. The only significant difference is that the transceiver's logic circuitry uses a 74HCT00 instead of a 74LS32. Secondly, instead of Sidactors, Panasonic ERZ-C10DK680 MOV surge arrestors are connected across the bus lines and from each bus line to ground.

WYE Monitor Power Supply Module

The WYE Monitor Power Supply provides +12 VDC to the four WYE Monitor Transceiver modules and the Watch-Dog Timer via the bin backplane wiring. Assembly drawing C13900P14 shows a front panel power supply switch; this is not used. The 110 VAC module power input is wired directly to the supply. A front panel power indicating LED is powered by the +12 VDC power.

The power supply uses a Vector CG2-95 Card Mount circuit board. An NRAO front panel and Lambda modular power supply is mounted on the card and wired to the card-edge connectors. The power supply module card edge connections are shown on the bin wiring schematic, C13900W04.


The power supply module is a commercial Lambda LVS-44-12-B switching power supply. The LVS-44-12-B is a switching regulation power supply rated at 12 volts, 2.1 amps, over a temperature range of 25 to 50 degrees C. Line and Load regulation is 0.4% and 0.8%, respectively. Ripple and noise are 15mV RMS and the temperature coefficient is $0.02\%/^{\circ}$ C. This power supply has overcurrent limiting and overvoltage protection. Molex-type connectors are used for AC and DC wiring connections. A data sheet for this power supply module is included in Section 5.

For convenient reference, a reduced-scale copy of the bin power supply assembly drawing C13900P14, follows the text at the end of this section. There is no schematic diagram; the bin wiring schematic C13900W04 shows the module's card-edge connections.


WYE Monitor A&B Switch Box


This unit is used to switch the four bus lines from the on-line PC and PC Interface to the backup system in the event of a PC or bus line driving-receiving problem.


The A&B Switch Box is a modification of a commercial printer selector switch box. Telephone line connectors are used for the bus line connections. Drawing B13900W07 shows the box wiring.




	2			1	
	REV	DATE DR	AWN BY APPRVD BY	DESCRIPTION	
	I				
					D
					С
40 39				WIRE, RED, #26 AR WIRE, GRN, #26 AR	
38				WIRE, RED/BLK, #26 AR	
57 56				WIRE, BLK, #22 AR WIRE, RED, #22 AR	
85 54				WIRE, GRN, #20 AR WIRE, WHT, #20 AR	
33				WIRE, BLK, 20 AR	
32 31				WIRE, GRN, 18 AR WIRE, WHT, 18 AR	
30 29				WASHER, LOCK, #B 2 WASHER, LOCK, #6 4	
28				WASHER, LOCK, #4 18	
27 26				NUL HEX. 8-571-0-22 NUL HEX. 8-571-0-28 4	
25				NUT HEX. 4-40 AC-28 24	1
24 23				24 COTV FAN HEAD, SS. 2 SCOTV FAN HEAD, SS. 2 SCOTV FAN HEAD, SS. 2 SCOTV FAN HEAD, SS. 2	
22			······	2 - 3 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4	B
<u>21</u> 20				SCREW PAR HEAD SS. 6 SCREW READ HEAD SS. 6 SCREW READ HEAD SS. 16	
19				SCREW PAN HEAD, SS. 2 4-401AC-22 × 31 STANDOFF, Ø.25 × .75 6	
<u>18</u> 17	CINC	1	9203	SOCKET, CARD EDGE B	1
<u>16</u> 15	SWITC		795.954/88 611-2	JACK 1 RELAY, SOLID STATE 1	-
14				COVER, OUTLET 1	1
1 <u>3</u> 12				OUTLET, POWER 1 JACK, PHONE 4	
11	CORC			MODULE, POWER ENTRY 1	\mathbf{H}
<u>10</u> 9			CM45B95-2 CCM14S/90	MODULE, CARD_MOUNT 2 ASSY, CARD_CAGE 1	
8	NRAC)	C13900M17	PLATE, JACK MOUNTING 1	1
<u>7</u> 6	NRAO NRAO		C13900M16 C13900P14	ASSY, POWER SUPPLY 1	1
5	NRAC)	C13900P13-40	ASSY, PC TRANSCEMER 1	1
4	NRAC		C13900P13-30 C13900P13-20		-
2	NRAC)	C13900P13-10	ASSY, PC TRANSCEMER 1	1
1 M NO.	NRAC) JFACTURFR	C13900P10	ASSY, PC WATCHDOG 1 DESCRIPTION QTY	
LESS O	THERWISE SPECIFIED	16		NATIONAL RADIO	A
nandali i mali	.	K WYE	MONITOR	ASTRONOMY OBSERVATORY	
nic agenus (nic agenus (tane o	<u> </u>	<u> </u>	SOCORRO, NEW MEXICO 8780	-
ally dependent (WYE M		6-93	4
ERIAL :				DEDONED BY DATE	
			ERFACE BIN	APPROVED BY DATE 6-93 APPROVED BY DATE 6-93	-








	1	
DRAWN BY APPRVD BY	DESCRIPTION	
	g Board	D
		С
CARD M MODULE	WIRE, RED, #30 AR WIRE, GRN, #30 AR WIRE, YEL, #30 AR	В
M24308/26-1 CG2-95 3662-2 C13900P01 C13900M13 RER PART NUMBER WYE MONITOR WYE MONITOR TRANSCEIVER OULE ASSEMBLY	MODULE, CARD MNT. 1 BOARD, PLUG 1 PCB, PC TRANSCEIVER 1 PANEL, FRONT 1 DESCRIPTION QTY NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO 87801 DRAWN BY 6-93 DESIGNED BY 0ATE 6-93 APPROVED BY 0ATE 6-93	A



1	
DRAWN BY APPRVD BY DESCRIPTION	
	D
REGULATOR 1 14 PIN 1C 1 14 PIN 1C 1 DPTDISDLATOR (4) 1 DC - DC CONVERTER 1 PC - DC CONVERTER 1 OP AMP 1 DPTDISDLATOR (1) 1 PTOISDLATOR (1) 1 OP AMP 1 DPTDISDLATOR (1) 1 470 DHM, 1/8W, 5% RESISTOR 2 51K DHM, 1/8W, 5% RESISTOR 2 100 DHM, 1/8W, 5% RESISTOR 1 330K DHM, 1/8W, 5% RESISTOR 1 10K DHM, 1/8W, 5% RESISTOR 2 25 PIN, FEMALE CONNECTOR 1 PCB MOUNT LED, GRN 1 PCB MOUNT LED, GRN 1 PCB MOUNT LED, GRN 1 IDDIDE 1 10uF, 10V CAPACITOR 2 CIRCUIT BLARD 1 DESCRIPTION QTY.	С
DESCRIPTION pfy. WG# C13900AB01 J DWG# C13900AB02 DWG# C13900M01	В
VYE ADNITER MONITER MONITER TRANSCEIVER ASSEMBLY L of 1 DRAWING C13900P01 NATIONAL RADI ASSEMBLY NATIONAL RADI ASSEMBLY NATIONAL RADI ASSEMBLY NATIONAL RADI ASSEMBLY DATE PRAVING C13900P01 REV. SCALE 2	A 1087 1087 92 92




			1
DATE	DRAWN BY	APPRV'D BY	DESCRIPTION
3-93			MINOR CORRECTIONS
6-93			ADDED POWER NEXT ASSY'S
8-95			REVERSED LEDS

D


C

В

1 OF 1	DRAVING	C13	900506	RC~C		
HEMATIC DIA			APPROVED BY		DATE 2-93	
RCUIT BOARD			DESIGNED BY		DATE 2-90	
YE MONITOR			DRAWN BY		BATE CP-S	
	<u> </u>		SOCORREINE	-	C 07801	
WYE MONITO	R		NATION ASTE DBSEE		IMY	Α



				1]
Ē	DR	AWN BY	APPRVD BY	ו ק	DES		. <u>.</u>		
		<u>, , , , , , , , , , , , , , , , , , , </u>							D
			8 WIRE AS 1 9 WIRE 10 WIRE	REQUIRE	ED				С
			-0103	WIRE WIRE VIRE	YEL, BLU, BLK/ RING	<u>#30</u> WHT,		AR AR AR	В
	re MC /AT	MONIT MONITOR CHDOC ASSE	95 DOP11 DOM12 NUMBER TOR	LED, LED, MODI ASSY PANE	GREEN JLE, C, CIRC L, FRC DESCRI NATI AS OBS SOCORRC DRAWN BY DESIGNED APPROVED	ARD M UIT BI DNT IPTION ONAL STRON SERVA SERVA D, NEW M	INT. D. RAI	Y 87801 15 93 15 93 15 93 15 93	A




E DRAWN BY A	PPRVD BY	DESCRIPTION		D
DCC2 ду 1 470 16 1К 1 ЦЕД 1 1К 1 ЦЕД 1 1К 1 ЦЕД 1 1 К 1 1 1 1 1 1 1 1 1 1 1 1 1 1	·			С
616-C0 LM7805 SN74LS MAX695 87C51F	G1T ADAP SOCH SOCH SOCH SOCH IT IC, 3 74AN IC, 1 ICPE IC, 1	WIRE-WRAP TER, PLUG (ET, 40-PIN (ET, 16-PIN (ET, 14-PIN 5-PIN 4-PIN 6-PIN 6-PIN	8 2 1 3 1 1 1 1 1	В
CK 273-06 A13900 3682 JRER PART N WYE MONITO	55A BEEF P12 ASSY CAPA CAPA CAPA BOAF UMBER		1 R 2 1 10 2 1 QTY RADIO DMY TORY	A
E MONITOR WATCHDOG CUIT BOARD SEMBLY	C13900P11	DRAWN BY DESIGNED BY APPROVED BY	DATE 6-93 DATE 6-93 DATE 6-93 BCALE 1/1	


		DESCRIPTION	VALUE	MFG.	PART NO.
	[DIP HEADER			
				-	
	<u>ि</u> र्भ्या <	RESISTOR	10, 1/8W	ALLEN-BRADLEY	RC05GF100JS
	J2−1−0 <	CAPACITOR	0.1uf, 50VDC		
	0-11-0	CAPACITOP	33pf, 200∨	: MALLORY	СКО5ВХ330К
	- Brand <	RESISTOR	10K 178W	ALLEN-BRADLEY	RC05GF103JS
	00-0 <	CRYSTAL	11.0592 MHZ	11.05ECS	
ı	0000	RESISTOR	1K. 1/8W	ALLEN-BRADLEY	RC05GF102JS
	00 <	CAPACITOR	33pf, 200V	MALLORY	СКО5ВХ330К
1	0,0,0	RESISTOR	1K, 1/8W	ALLEN-BRADLEY	RC05GF102JS
 		E: <u>PC_watchdog</u> D_LOCATION: <u>Aw</u>			

		DESCRIPTION		. AL. 2	<u>950</u>	2:27 ·:-
		DIP HEADER			·•···	·
	1200-201 <	L RESISTOR	470	1/4%	ALLEN-BRADLEY	RCC76F4T1US
	12mal <	RESISTUR		1/4.	A. EN-BRADLEY	
		LED, GREEN			· · · · · · · · · · · · · · · · · · ·	•
	ome <	RESISTOR	-+	1/4W	HULEN-BRADLEY	I RC070F1C2US
		LED, GREEN			••	
	oma_<	RESISTOR	11r.	1/4W	ALLEN-BRADLEY	RC07GF102JS
	0 dP<	LED, GREEN	1			
4	0, 0	<u> </u>				
		E: <u>pc_watchdog</u> LOCATION: <u>dv</u>			-	
]						
-						
i						

			REVENCE		
Rev Call	DRAMM BY	APPRIN'D BY		DESCREPTION	
-	~	_			
000,444 81 0000,410 81 44990,010 81		6-61 6-13 61-93 61-93 6-93		C13900506 C13900506 C13900P11 NET ASS	SCHEMATIC ASSEMBLY USED ON
NATIONAL F OB	NATIONAL RADIO ASTRONOMY OBSERVATORY 8000140, NEW NEVOO 87801	NONO		WYE MONATOR PC WATCHDOG CIRCUIT DIP HEADER ASSEMBLY A13G0DD17 ***********************************	BOAFD
			1		



 <u> </u>]
RAWN BY	APPRVD BY		DES	CRIPTION			D
) PLUG BOAI	RD <u>3</u>					С
	4-12-B	WIRE WIRE WIRE WIRE WIRE WIRE WIRE WIRE	BLK, RED/ YEL, BLK, SOCKET MC=24 PLY, PC	#22 #22 /BLK, #30 #30 HEAD OWER	#30	AR AR AR AR AR AR AR AR 2	В
DM62J HLMP- 3662- C1390 C1390 PART MONIT MONIT SUPPI E ASSE	125205Q -0103 -2 00M15 00M14 NUMBER OR	SWITC CLIP, LED, BOAR GUIDE PANE	CH, RC RING CLEAR D, PLU , CARD L, FRC DESCR NATI AS SOCORRE DRAWN BY DESCHED DRAWN BY DESCHED	DCKER JG DNT IPTION ONAL STRON SERVA D, NEW MI	RAI	F 67601 5 93 5 93 5 5 5 5	A



2.8 Isolated CPU Interface Board

This section describes the Isolated CPU Interface PC Board that is used as a serial-to-parallel interface in all the control interface modules. The board transforms serial bus message interactions into 16 discrete parallel I/O lines that are connected to the control module's command and monitor interface circuitry. This board might be termed a "semi-standardized" interface in that while the bus line interface is standard for all applications, the board's parallel command/monitor interface circuitry is particularized to the module's device interface application. This particularlization is described below.

The device interface circuitry is installed on a logic connector board adjacent to the Isolated CPU Interface Board and is hard-wire connected to the board.

For convenience, the Isolated CPU Interface Board drawings follow this text; refer to them during the following description. The drawings are:

D13900P02 WYE Monitor Isolated CPU Interface Board Assembly

C13900S03 WYE Monitor Isolated CPU Interface Board Schematic Diagram

The board's bus line receive and drive circuitry is described in Section 2.4 above; refer to this description for details.

An important property is the isolation of the board's circuitry from high-voltage spikes on the I/O lines. Optically-coupled isolators in the board's bus line transmitter-receiver circuitry protect it from high voltage spikes that may be induced in the bus lines by lightning strikes to the antennas, rails, buildings and the earth. This also eliminates bus line common-mode signal perturbations to the receiving circuitry.

The board's parallel command/monitor lines are also optically isolated from the device interface circuitry; this protects the board's 87C51 microntroller and eliminates potential ground-loop interactions between the control interface modules and the controlled and monitored devices. Ground loop interactions can be very troublesome. The board's parallel interface circuitry is described below.

The optically-coupled isolators used on this board are NEC PS2501 and NEC PS2502 which have isolation break-down voltage ratings of $5kV_{RMS}$, MIN. The board's line driving and receiving circuitry power is provided by a Burr-Brown HPR105 which has an isolation voltage of 750 volts. Data sheets for the isolators and power supply are included in Section 5.

The heart of the board is an Intel 87C51FA microcontroller and its on-chip EPROM firmware. The 87C51FA, the serial interface and timers are described in Section 2.5; see that section and the 87C51 data sheets in Section 5 for details.

The 87C51's bidirectional I/O ports are the board's parallel interfaces. Ports 0 and 1 are the board's parallel command-monitor interface. The device's command state is written into the Port 0 and 1 latches and the two port's input circuitry reads the device's monitor state. The Port 0 and Port 1 latches are the interface board's command memories; the control module's device interface circitry performs only level adaption or inversion. The Port 2 lines read the Unit ID code hard-wired on the module's bin connector. The 87C51's I/O ports were described in Section 2.5 above. The Port 0 output buffers can sink 3.2 mA at 0.45 volts and require external pullups to drive inputs. Ports 1, 2 and 3 can sink 1.6 mA

at 0.45 volts. These ports can be driven by open-collector and open-drain outputs.

The parallel interface ports 0 and 1 levels are active-low; high is false and low is true. A Command message argument bit that is a 1 will be a low level on the associated 87C51 Port 0 and Port 1 command pins. Similarly, a low level monitor input to the 87C51 Ports 0 and 1 pins will be a 1 in the transmitted Monitor Acknowledge message. Port 2, the board's address line (Unit ID) inputs are active-high.

The board's 87C51 firmware requires that monitor (or fault) inputs be low. The firmware stores the active-low input state until the next Command or Monitor Request message from the control PC.

Section 2.2 has a very brief description of the board's 87C51 firmware; a separate manual will provide a more extensive description of the 87C51 firmware.

The system's message formats and protocol were discussed in Section 2.2.

The board's 16-bit parallel command output/monitor input circuitry consists of two sets of optical isolators; either (not both) a command opto-isolator or monitor opto-isolator is installed on each port line.

The command output circuit is a NEC PS2502-1 optically-coupled isolator with a Darlington output transistor pair. The isolator's current transfer ratio ranges between 200 to 2000%. When the Port 0 or Port 1 outputs are low, they sink about 0.3 mA current through a 10 k Ω resistor and the isolator's LED. A photo-Darlington isolator is used to avoid loading the 87C51's I/O ports. The isolator's switching times are about 3 microseconds. The isolation voltage is 5,000 volts and the transistor's BVCEO is 40 volts. The Darlington-output transistor's emittor and collector are connected to the board's parallel input/output pins. The output transistor's emittor and collector lines are referenced to the device's ground via the module's device interface circuitry. Note that when the port bit is a high, the output transistor is conducting when the port output is a low. When a parallel input/output line is used for command output, the monitor input isolator is not installed and is out of the circuit. In some control interfaces (e.g. M26, M27), the command optical isolators are installed in the device interface circuitry.

The monitor input circuit is a NEC PS2501-1 optically-coupled isolator with a single phototransistor output. The isolator's LED is connected to the same pair of pins as the command output isolator; only one isolator is permitted on a parallel bit line. The monitor input circuit is totally isolated from the board's circuitry. The isolator's current transfer ratio ranges between 80 to 600% and the LED drive current is determined by the device monitor circuitry. This current should be about 1.2 mA. The isolation voltage is 5,000 volts and the transistor's BVCEO is 80 volts. Switching times are about 3 microseconds. When a parallel input/output line is used for input, the output isolator is not installed. Both LED lines are connected to the parallel input/output pins. In some control interfaces (e.g. M26, M27), the monitor optical isolators are installed in the device interface circuitry.

The board's parallel input/output pins (J1 through J16) are 0.025 in, square wire-wrap pins. Wirewrap wiring connects these outputs to the module's device interface circuitry. Since these pins are hardwired to the device interface circuitry, this board is not a removable module.

To configure this board for service in one of the interface modules, install the command and monitor isolators as shown in the module's schematic diagram. Note that most of the board's isolators are monitor isolators because there are only a few command functions in the M26, M27 and M29 control

interface modules.

All eight 87C51 Port 2 pins are connected to J17 for use in the interface module. Pull-up resistors are not required because Port 2 has internal pull-up resistors. Six of the Port 2 pins and logic common are connected to the module I/O connector, P1. Five of these lines, Ports 2.0 through 2.4, are used to read the control module's 5-bit address (Unit ID) code and the bit weights are 2° (J17-1) through 2^{4} (J17-5). The address code value is formed by jumpering the appropriate lines to logic common on the control interface module's bin backplane connector. As mentioned above, the address inputs are active-high so the address-encoding jumper connection are the **logic complement** of the address code. Port 2.5, address bit 2^{5} (J17-6) is connected to P1, the control module's back-panel connector for potential future use as an address input in the event that the address space should ever exceed 32 addresses. In current use, this term is connected to logic ground on the bin backplane connector. Ports 2.6 and 2.7 (J17-7 and J17-8) have not been assigned any board or module function.

An 8-circuit dip-switch is connected to the Port 2 pins for convenience in bench-testing the board before installation in a control interface.

The board uses a MAX695 Microprocessor Supervisory chip to sense +5 volt power losses and as a watch-dog on the 87C51 program execution. If the +5 volt DC power drops below +4.65 volts, the MAX695 RESET pin outputs a high-true reset to the 87C51. When the DC power rises above the +4.65 volt threshold, an internal monostable holds the RESET line high an additional 200 mS to enable the processor clock oscillator to start. The 87C51 data sheet specifices a minimum reset period of 1 mS for crystal frequencies of 10 MHz. The 200 mS of additional delay on the RESET output is more than adequate.

The MAX695 has a WDI- input and an internal watch-dog timer. If OSC IN and OSC SEL are unconnected, the 87C51 firmware hold-off output (RD-, P3.7) must toggle the WDI pin once within a maximum period of 1.6 seconds; if this period is exceeded or the hold-off does not occur, the RESET output issues a 200 mS reset to the 87C51. In the event that the 87C51 does not toggle the WDI pin within the 1.6 second period, the MAX695 will issue another reset output. If program execution is not resumed, the reset pulse will be output at 1.6 second intervals. Each pass through the 87C51 firmware's main loop causes the hold-off output to toggle. There is no particular hold-off signal pulse rate because the recurrance rate may vary as a function of the program's message handling, etc. activity. The hold-off signal toggle period is much smaller than the MAX695's 1.6 second threshold value.

During development it was discovered that the MAX695 is rather sensitive to noise on the VCC terminal. This terminal is filtered by a 10Ω resistor and $0.1 \ \mu$ F capacitor RC filter to eliminate this problem. The VBATT pin is connected to ground. VBATT is a MAX695 battery backup function which is not implemented in the WYE Monitor system application.

The board is powered by an external 12 to 24 VDC DC power supply; the board's load on this power supply is 70 mA. The on-board logic, 87C51, and parallel interface circuitry is powered by an LM7805KC DC regulator. The board's line driver/receiver circuitry is powered by a Burr-Brown HPR105 flying capacitor \pm 15 volt isolated power supply. The HPR105 is powered by +5 volt power from an LM7805KC DC regulator.


A 1N4007 series diode in the positive input power supply line protects the board and LM7805KC in the event that external power is inadvertently reversed. The 10 μ F capacitor across the LM7805KC

input provides input filtering and a surge capacity for the regulator. The 10 μ F and 0.1 μ F capacitors on the output provide low and high frequency filtering of the regulator's output 5 volt power.

The LM7805KC DC input power is rated at a nominal +10 volts and the typical output voltage is +5 volts, and a minimum of +4.8 and a maximum +5.2 volts. Line regulation is \pm 50 mV with a 100 mA load and load regulation is \pm 100 mV with a 500 mA load. The minimum input voltage is +7.2 to maintain line regulation. The LM7805 series has internal thermal overload and short circuit protection features.

The HPR105 DC input power is rated at a nominal +5 volts with a minimum and maximum of +4.5 and +5.5, respectively. The power rating is 750 mW and the voltage setpoint accuracy is $\pm 5\%$. Line regulation is 1%/% Vin and load regulation is 3% from 1 mA to rated load. The temperature coefficient is 0.01%/% C.

Data sheets for the 87C51FA, HPR105, NEC PS2501-1, NEC PS2502-1 and MAX695 are included in Section 5.



									с
2 1 0	21-32 U1 U4 04 21	AMP AMP AMP TECCOR		2-640379-3 2-640463-3 2-640358-3 P1602	SOCK SOCK SOCK	ET, 40 ET, 8- ET, 16		51 1 10 2 1	
8 7 6 5	Y1 U9 U8 U7	ECS NATION BURR 1 MAXIM	AL BROWN	ECS-110.5-20-4 LM7805KC HPR105 MAX695	CRYST VOLT DC-1 IC, 1	AL, 11.0 AGE RE DC COM 6-PIN	692 MHZ GULATOR	1 1 1 1 1	
4 3 2 21	U6 U4 U2 U1	SIGNETI PMI SIGNETI INTEL		74HCT32 OP15 74HCT00 B7C51FA	IC, 8 IC, 1 IC, 4	4PIN PIN 4-PIN 0-PIN		1	в
9 9 8 7	S1 R14 R13 R8-R9			<u>SW DIP-8</u>	RESI	STOR, STOR, STOR,	10 150 1K	1 1 2 2	
6 5 4 3	R6-R7 R3-R5 R1-R2 RV1-RV3	PANASC	ONIC	ZNR 10K680	RESI RESI SURC	STOR STOR	10K 330K 51K PRESSO		
2 1 0 9 8	RP2-RP3 RP1 OP3- OP3-OP34 OP1	NEC NEC NEC		RP10A1K RP10A10K PS2502-1 PS2501-1 PS2501-4	RESI OPTO OPTO	STOR F STOR F DISOLAT	OR OR OR		
7 6 5	D4 D2 D1, D3			1N4007 1N914	Diod Diod Led	E		1 1 2 4	
4 3 2 1	C5-C8 C3, C4 C1, C2	NRAŎ		D13900AB03	CAPA CAPA CIRC	CITOR, CITOR, CITOR, UIT BO DESCR	10uf 33pf ARD	2 2 1	
ESS OT	HERWISE SPECI IS ARE IN INCH	FIED	WYE		ł	NATI AS OBS	ONAL R STRONON SERVATO	AY ORY 20 87801	A
RIAL :			ASSEMB	D CPU CE BOARD LY		DRAWN BY DESIGNED I APPROVED	IV -	DATE 9-92 DATE 9-92 DATE 9-92	
		94 NU	WHERE 1 OF 2		<u>0P02</u>		REV. 204	<u>2/1</u>]


2

REV DATE DRAWN BY APPRVD BY


1

DESCRIPTION

D



2				1		
	EV DA'	TE DRAWN BY	APPRVD BY	DES	CRIPTION	
•	•	•		I		
					:	D
						
						B
						—
						.
ESS OTHERWISE SPECIFIED VENSIONS ARE IN INCHES	v S			NAT	ONAL RADIO	A
nigat ; majadî ti Ki natimaş (anti s	× L <	WYE MONIT	IOR	I 08:	STRONOMY SERVATORY	
2 2010-0 (20) 0 2 2010-0 (2) 0	I wn	E MONITOR		BRAWN BY	9-92	
RIAL :	INT	ERFACE BO	ARD	APPROVED	17 BATE 9-92]
н:	AS:	2 of 2	# D13900		BY BARE 9-92 BEV. BOALE 2/1	
						•



2.9 M26 Antenna Interface Module and its Interfaces with Antenna Systems

This section describes the M26 Antenna Interface Module and its interfaces with antenna systems. Like the other WYE Monitor control interface modules, M26 uses the Isolated CPU Interface Board to transform serial bus message interactions into 16 discrete parallel interactions with antenna interface circuitry. D13900S04 is the M26 schematic diagram. The antenna interface circuitry is installed on a wire-wrapped logic connector board in M26. Drawing D13900P06 is the M26 assembly drawing and drawing C13900P017 shows the interface circuit's component layout on the logic connector board. Reduced-scale copies of the M26 functional drawings follow this text.

Sections 2.2 and 2.4 described the message formats, protocol, and line driving and receiving. Section 2.8 described the Isolated CPU Interface Board.

The M26's are connected to the North, East and West arm WYE Monitor Buses.

The major subjects of this section are the character of the interface signals, the interface circuits that adapt these signals to the Isolated CPU Interface Board, and the M26 power circuitry.

M26 is installed in bin position 7 in the F/R System Bin "X"; there are no interconnections or functional links to the F/R System. The antenna systems interface signals are connected to M26 via the WYE Monitor System bin I/O connector installed behind bin position 5. The WYE Monitor bus signal from the antenna WYE-COMM terminal block is connected to this connector. Interface signals from this connector fan out to the ACU, Pedestal Room Junction Box, the Azimuth Drive Cabinet, the 28 volt relay power supply, and a 9 volt wall transformer (NCP power monitor). This antenna interface wiring is shown on drawing D13900W01.

M26 is powered by 24 volts DC from the antenna fire alarm system batteries - an uninterruptable power source. The battery's charge is maintained by a 110 VAC-powered, trickle-charger. Fire Alarm Control Panel terminals Aux 1 and 2 are the connection point for the M26 DC power lines that are routed through the WYE Monitor System bin I/O connector.

Antenna systems serviced by M26 are the ACU, ACU Fault Board, Emergency-Stop circuitry, Stow Monitor circuitry, Fire Alarm, Non-Critical Power (NCP), Non-Critical Power breaker, and the Critical Power phase-loss monitor circuitry. These functions and their interface characteristics are tabulated below. Descriptions of the command and monitor interface circuits follow the table.

The M26 command psuedo-switches and monitor states are shown in Figure 3, the Antenna status subscreen.

M26 outputs three command discretes and inputs nine monitor discretes. In the event that additional command or monitor functions are required, four spare parallel Isolated CPU Interface Board bits are available for assignment to command or monitor functions. M26 also monitors ACU functions not implemented in the ACU via an ACU Fault Board installed in the ACU. The ACU Fault Board is described below.

M26 functional and related drawings are listed below; for convenient reference, reduced-scale copies follow this section's text.

D13900P06	WYE Monitor M26 Antenna Interface Module Assembly
A13900201	M26 Antenna Interface Module BOM
D13900S04	WYE Monitor M26 Antenna Interface Module Schematic Diagram
C13900P07	M26 Antenna Interface Module Wire-Wrap Board Component Layout
c13900w02	M26 Module 37-Pin Connector Test Points Wiring Diagram
A13900P04	M26 Dip Header Assembly
D13900W01	WYE Monitor Wiring Diagram
C13900P05	ACU Fault Printed Circuit Board Assembly
C13900S09	ACU Fault Printed Circuit Board Schematic Diagram

Front Panel Test Point Connector

For convenience in locally checking the antenna system's interface signals, WYE Monitor bus signal and M26 power, M26 has a front panel test connector J1, which is a 37 contact "D" series socket connector. Note from the M26 module schematic drawing that a level-shifted version of all antenna systems interface signals are connected to this test point connector. Drawing A13900W02 shows the contact-signal assignments.

Note from the M26 schematic that the command and monitor and command test point signal levels are quite different. With the exception of the E-Stop command monitor which is +24 volts (when the command is active), the monitor signal test points are all across the input optoisolator's LED; therefore, the signal levels are small and depend upon the circuit's characteristics. The highest level will be about +1.1 volts, which is the optoisolator LED's forward voltage. The low levels will be 0 volts for contact closures or power supply inputs and about +0.2 volts for inverting optoisolator cases. In these optoisolator cases, the level is about +0.2 volts, which is the V_{CE} of the inverting optoisolator's output transistor.

In the cases of command outputs, the test point connections are all across the command circuit's relay coils; therefore the signal levels will be +24 or about +0.9 volts, the optoisolator's output transistor V_{CE} .

Int Bd Signal	Function	Signal Type	M26 Module I/O Pins & Levels	Int BD Port State*	Signal Function	
1000 (C)**	E-Stop Command	SPDT Relay Contacts	P1-P & P1-M open closed	Low, O High, 1	E-Stop Cmd No E-Stop Cmd	
1001 (C)	DFR (ACU Reset) Command	SPDT Relay Contacts	P1-S & P1-U open closed	Lом, О High, 1	Command Active Command Inactive	
1002 (C)	NCP Breaker Reset	SPDT Relay Contacts	P1-W&P1-Y open closed	Low, O High, 1	Command Active Command Inactive	
1003 (C or M)*	** Spare fun	ction				
1004 (C or M)*	04 (C or M)*** Spare function					
1005 (C or M)*	** Spare fun	ction				

Antenna Systems Interface Signal Characteristics

1006	(C or M)**	** Spare fun	ction			
1007	(M)	ACU Manual Mode	DC voltage	P1-v & P1-x +5 to 12 VDC 0 volts	Low, O High, 1	Manual Mode Computer Mode
1008	(M)	Emergency Stop Cmd State	DC voltage	Р1-w & Р1-у +28 VDC 0 volts	low, O Hígh, 1	E-Stop Mode Drive Mode
1009	(M)	ACU Fault Mon	TTL level	P1-T & P1-V TTL high TTL low	Łow, O High, 1	ACU Fault No ACU Fault
1010	(M)	Non Critical Power Monitor	DC voltage	P1-X & P1-Z +13 VDC 0 volts	High, 1 Low, 0	NCP OK NCP Fault
1011	(M)	28 VDC Relay PS Monitor	DC voltage	P1-F & P1-L +28 VDC 0 volts	High, 1 Low, O	Relay PS OK PS fault
1012	(M)	Stow Monitor	DC voltage	P1-f & P1-j +28 VDC 0 volts	Low, O High, 1	Ant Stowed Not Stowed
1013	(M)	Critical Power Phase Loss	DC Voltage	Р1-m & Р1-р +28 VDC 0 volts	High, 1 Low, O	AC Power OK AC Fault
1014	(M)	Fire Alarm	DC voltage	P1-s & P1-u +28 VDC 0 volts	H [;] gh, 1 Low, 0	No Fire Alarm Fi re Alarm
1015	(M)	Local E-Stop Switch Mon	DC voltage	Р1-н & Р1-у +28 VDC 0 volts	High, 1 Low, O	Loc E-Stop Off Loc E-Stop On

* At the 87C51 port pin

** C denotes a command function and M denotes a monitor function.

*** These ports can be configured as either command or monitor functions.

Note that when WYE Monitor system commands are not active and there are no faults, the Isolated CPU Interface Board monitor data port states (at the 87C51 Port 0 and Port 1 pins) are all high. The 87C51 firmware inverts this port bit sense so that the Monitor Acknowledge message bits are all 0's for this no-fault case.

Command Interface Circuits

Command optoisolators (NEC PS2502-1) are installed in the Isolated CPU Interface Board ports IO0, IO1 and IO2. Monitor optoisolators are not installed in these ports.

Note that the three command circuits are very similar and use the same Hamlin SPDT relay. The differences between the three circuits are the relay contact assignments. In the three command circuits, only one set of relay contacts is connected to the module I/O connector; the other set is not used. When a command message bit is a 1, the associated 87C51 port bit state is a low. This low signal sinks current through the command output optoisolator's LED. This causes the Darlington-connected output transistors to conduct, thereby sinking current from the +28 volt relay supply through the relay, to the supply's return.

When active, the Emergency-Stop command NC relay contacts open to interrupt current flow in the E-Stop relay in the servo drive cabinet; this disables the antenna position servo amplifier drives and holds the antenna azimuth and elevation positions constant. The Emergency-Stop circuit consists of a series connection of these Emergency-Stop command NC contacts and the NC contacts in three manual Emergency Stop switches. If all NC contacts are closed, the relay supply +28 volts powers the E-Stop relay in the servo drive cabinet.

When active, the DFR (ACU Reset) command NO relay contacts closure applies 28 volt power to an external 28 volt relay. The ACU's 110 VAC power is routed through the relay's NC contacts. When the command is active, the ACU's power is interrupted and the ACU's +5 volt logic power supply quickly discharges. The command remains active for five seconds. At the end of this period, the command is reset to the inactive state and the ACU's 110 VAC power is re-applied. This induces a reset of the ACU's logic circuitry.

When active, the NCPR (Non-Critical Power Reset) command NO relay contacts apply 28 volt power to the reset coil of the Non-Critical Power circuit breaker. This command remains active for two seconds; at the end of this period, the command is reset to the inactive state.

The Hamlin HE721C2410 is a dry reed relay with a contact rating of 3 Watts, 0.25 Amps, and 175 volts. The coil resistance is 2000 Ohms, is designed for 24 volt operation and has an internal clipping diode.

Monitor Interface Circuits

Monitor optoisolators (NEC PS2501-1) are installed in the Isolated CPU Interface Board ports IO7 through IO15. Command optoisolators are not installed in these ports.

The M26 schematic diagram shows a variety of monitor circuit types. Roughly there are two classes: non-inverting inputs and inverting inputs. Inversion is implemented by adding a second series optoisolator to the monitor input circuit. Note from the table above that when there are no faults, no Emergency Stops, and the antenna is in the observing mode, the Isolated CPU Interface Board port states are all 0's (high). The 87C51 firmware inverts this sense so that the message data bits are all 0's. When a monitored signal is a voltage in the non-fault state without inversion, the Isolated CPU Interface port state would be a 0 because of the inversion of the monitor input optoisolator. The inverting optoisolators are used to make all the port states 1's for non-fault conditions. This all-1's state simplifies the PC control program's analysis of the monitor data.

When a monitor signal is an active high voltage, the inverting optoisolator's output transistor sinks about 0.9 mA and the V_{CE} is about +0.2 volts, which is below the monitor input optoisolator LED's 1.2 to 1.4 volts operating voltage. As a result, the monitor input LED does not emit and the port state is a high.

The monitored antenna functions active-high voltage levels fall into two classes: about +13 volts (ACU Fault Monitor and Non-Critical Power Monitor), and the balance at +24 to +28 volts. The current limiting resistors for the inverting and noninverting optoisolator's LEDs limit the input current to about 2 to 3 mA, except for the relay supply monitor which is about 6 mA.

A special case is the +28 volt relay power supply monitor, which has a 20-volt Zener diode in series with the 1 k Ω current limiting resistor on the inverting optoisolator's LED input. The relay power supply is a non-regulated supply that has a number of loads which make it's output somewhat variable. If the relay supply voltage is too low to reliably operate the relays, the +28 volt relay supply monitor will report a fault.

Another special case is the monitor circuit for the E-Stop command, port IO8. When the command is active, the E-Stop command relay's NO contact feeds about 2.5 mA from the +28 volt level of the E-Stop circuit into the monitor port optoisolator to verify that the E-Stop command is working. The optoisolator's LED anode is connected to the relay supply return.

The E-Stop command circuit description above mentioned a 28 volt E-Stop relay in the servo drive cabinet. The voltage across the relay coil is sensed by the Local E-Stop Monitor input. If an E-Stop command is not active, the Local E-Stop monitor input is 28 volts. When a manual E-Stop switch is actuated or the E-Stop command is active, the 28 volt power to the relay coil is interrupted and the input to the inverting optoisolator is zero volts. This level is inverted by an inverting optoisolator so that the IO15 port state is low.

The antenna stow position sensors are a pair of mercury switches in the Vertex Room junction box. The switches are mounted side-by-side and are oriented to make the contact closures a function of elevation position. Switch 1 closes when elevation position is < about 85° and switch 2 closes when elevation position > about 95°. When the antenna is properly stowed, both sets of switch contacts are open. The contacts are connected in parallel and wired to the Stow Monitor input; if the antenna is properly stowed, both sets of contacts open and current from the Fire Alarm batteries drives the monitor optoisolator LED through a 10 k Ω limiting resistor.

Spare Functions

Note that both command optoisolators (NEC PS2502-1) and monitor optoisolators (NEC PS2501-1) are not installed on spare Isolated CPU Interface Board ports IO3, IO4, IO5 and IO6. Monitor data readout of these spare ports is a 1 because the port pull-up resistors pull the floating port pins to +5 volts. Spare I/O ports can be assigned to either a command or a Monitor function by installing the appropriate optoisolators and interface circuitry.

M26 Address Inputs

The M26 address line (Unit ID) inputs are encoded to enable the Isolated CPU Interface board to determine if the module is the target of a Command or Monitor Request messages. It also uses the encoded value in formatting Command or Monitor Acknowledge messages transmitted to the control PC. The M26 address line inputs are **active-high** and the code is formed by connecting the appropriate address line inputs to logic common (J1-FF) on J1, the bin back-plane connector. The encoded address is the binary equivalent of the antenna serial number, and the ground connections are the complement of this encoded value. J1-DD is the LSB (2°) and J1-z (2^{4}) is the MSB. J-1AA (2^{5}) is always connected to logic common in the address line ground string.

ACU Fault Board

The ACU Fault Board (schematic diagram C13900S09) is a printed circuit board installed in the ACU to monitor the ACU power supply voltages, drive limits, and drive-fault ACU discretes. This board is functionally an extension of the M26 but was installed in the ACU to reduce and simplify the ACU modification wiring that would otherwise have been required to implement the additional ACU monitoring functions. A 25-contact, 0.025 in square-post header on the board, connects the board circuitry to the ACU. The ACU's signal and power inputs are connected to the ACU Fault Board by a cable connected to the header.

The ACU Fault Board limit-tests the ACU's +5V, +15V, and -15V power supply voltages using the LTC1042 Window Comparator. This comparator uses a pair of externally-supplied voltages, a reference voltage (CENTER), and tolerance (WINDOW) voltage; these define the middle and width of the comparison window. The LTC1042 compares VIN with these two references to determine if voltage is within the comparison window. If it is within the window, the WITHIN window output is high, a logic 1; otherwise it is a logic 0. The LTC1042 features low reference and window comparison errors, ± 1 mV max and ± 2 max respectively. The LTC1042 is a sampling comparator that can be strobed or use an external resistor and capacitor on the OSC pin to determine the frequency of an internal sampling oscillator. When the voltage on the OSC pin is near VCC, the comparator samples the analog signal. The three comparator circuits use a ± 2.5 volt reference voltage (W.C.) and ± 0.187 volt (WIDTH/2) window voltage from a high-precision reference divider described below. In the ACU Fault Board application, the OSC pin is connected to VCC to force the sampling to be continuous. Section 5 includes a data sheet for the LTC 1042.

Power supply and reference voltages required by the ACU Fault Board circuitry are generated on the board. The ACU Fault board power division and regulator circuitry uses two ACU voltages, +28 VDC and -28 VDC, to generate: +5V (VCC): +15V (Z+15); -15V (Z-15); +2.5V REF; and +0.187V REF.

VCC is generated by a 7805 regulator from the ACU's +28 volt supply. The 7805 has 2.2 μ F capacitors on the 7805 input and output and six additional 0.1 μ F capacitors on the output filter VCC's noise because it is used as a reference by the LTC1042 analog limit comparator chips. VCC is also used to power the 74HCT688 comparators and 74HCT04 inverters.

Two 2.5 volt LT1004 precision, shunt-regulator diodes in a series voltage divider circuit provide three accurate reference voltages: +5V REF, +2.5V REF, and +.187V REF. The 2.5 V REF and .187V REF voltages are used as reference voltages by the LTC1042. The +5V REF voltage is not used. The LT1004 voltage outputs are accurate to ± 5 mV. Section 5 includes a data sheet for the LT1004.

A resistive voltage divider on the ACU's +5V produces +2.5 volts and the divider output is filtered by a shunt 0.1 μ F capacitor. This +2.5 volt level is connected to the LTC1042 VIN input. A 74HCT04 inverts the comparator's output for input to the 74HCT688 8-bit magnitude comparator, which performs exclusive NOR-sums ACU voltage or discrete faults for input to the M26 ACU Fault input.

A resistive voltage divider on the ACU's +15V provides +2.504 volts and the divider output is filtered by a shunt 0.1 μ F capacitor. This +2.504 volt level is connected to the LTC1042 VIN input, as was the case in the +5V in the paragraph above. In a similar manner, the comparator's WITHIN output is connected to the 74HCT688 comparator via an inverter.

The ACU's -15V is translated to a positive voltage by the OP-15 operational amplifier connected as a simple inverting amplifier with a gain of 0.166. This polarity inversion is done because the LTC1042 operates on positive voltage inputs. The amplifier's output is +2.490 volts which is connected to a third LTC1042. Like the two circuits above, the LTC1042's WITHIN output is connected to the 74HCT688 via an inverter.

The 74HCT688 is an expandable 8-bit active-low equality detector. Two sets of 8-bit inputs, P_n and Q_n (where n = 1, ..., 8), are compared by exclusive-NOR gates. The output is low-true when all $P_n = Q_n$ and enable input G is low-true. Refer to a TTL data book for more details on the chip's logic.

The P_n inputs to U2 are the three high-true voltage comparisons and four low-true drive fault discretes (AZ-1, AZ-2, EL-1 and EL-2) from the ACU¹. If the ACU does not detect drive faults, these terms are low; in the event of a fault, one or more terms will go high and force the comparator output high. The Q_n inputs are connected to logic common; this requires the P_n inputs to be low-true for the comparison. The P_3 input on U2 is not used; therefore it is connected to logic common.

The P_n inputs to U1 are the eight high-true azimuth and elevation limit switch discretes from the ACU. During operation in the normal angular drive ranges, these terms are low. If either drive encroaches on the limits of its drive range, a limit switch is actuated. There are two sets of terms, AZ-1 and AZ-2; AZ-1 goes true first, and an additional drive in the same direction activates AZ-2. The ACU's internal control circuitry uses these terms in its logical control of the servo amplifiers. The M26 readout of these terms is a monitoring adjunct of the ACU because these limit and drive fault discretes are read out of the ACU in monitor words 212 (octal).

M26 Power

As mentioned above, the M26 is powered by the 24 volt output of the Fire Alarm batteries. The M26's +5 VDC power is provided by a Polytron TW1.8-24S5 regulated DC/DC converter installed on the logic connector board. The max output current load is rated at 360 mA and the efficiency is 55%. The converter has a 500 volt input-output isolation. The line and load regulation are $\pm 0.5\%$ Max and $\pm 1\%$ Max, respectively. The output voltage accuracy is $\pm 5\%$ and the voltage temperature coefficient is 0.02%/degree C. Ripple and noise are 50 mVp-p maximum. A TW1.8-24S5 data sheet is included in Section 5.

The +5 VDC power from the TW1.824S5 converter-regulator is connected to the Isolated CPU Interface board via JP1 on the Isolated CPU Interface Board, and the board's LM7805KC is not used. The board's HPR105 DC/DC converter is used and generates the isolated +15V and -15V used by the line driving-receiving circuitry.

¹ The installation of the four drive fault and eight limit switch inputs from the ACU is a future ACU modification. The ACU's +5 volt and + and - 15 volt power supply monitors are connected to the ACU Fault Board.

ACU Discretes and their relationships to M26 Discretes


A comparison of the antenna discretes monitored by the M26 and the ACU shows three apparent redundancies: ACU bits 22 (Stow Pin) and 23 (Emergency Stop) in ACU monitor word 211 and bit 24 (Fire Detection System Malfunction) in ACU monitor word 212₈. These bits and words are in octal format (See the ACU manual). A description of these two sets of functions follows.


The antenna azimuth and elevation drives each have a stow pin that can be inserted into a stow recess; a Stow Pin switch on each pin senses the position of the stow pin. The switches are input to the ACU to inhibit the drive servo amplifiers in the event that either stow pin is inserted into a stow recess. The ACU also formats the OR of the two switch states into bit 22 of word 211_8 . The stow pins are seldom, if ever, used but are probably still operative. The stow state monitored by the WYE Monitor system is not related to the stow pin switches described above.

The two antenna smoke alarm units have a malfunction output (NO contacts) that indicates a detector fault state. These outputs are connected in parallel (OR connection) and sensed by the ACU, which formats the OR state into bit 24 of word 212_8 . The WYE Monitor system monitors the OR of the smoke detector's fire alarm NO contacts; thus these two monitors are separate functions and the Fire Detection System Malfunction sensed by the ACU is still very important. See the interface circuit description below.

The Emergency-Stop relay in the drive cabinet was mentioned above. Contacts on this relay are connected to bit 23 of word ACU monitor word 211₈; this Emergency-Stop monitoring is used by the antenna control programs. Although both sets of Emergency-Stop command and monitoring circuitry are closely related, the WYE Monitor circuitry is electrically isolated from the ACU and antenna drive equipment.

The Azimuth and Elevation limit discretes tested by the ACU Fault board are redundant because they are also included in the ACU's monitor word 2118.





MODULE	M26	NAME <u>ANTENNA INTERFACE</u> D	WC# <u>D13900P06</u> SUB ASSY	<u>∧</u>	
ITEM #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL QTY
1		NRAO	C13050M02	PANEL, REAR	1
2		NRAO	B1 30 50 M04	CUIDE	2
3		NRAO	C13050M06	PLATE, SIDE	1
4		NRAO	C13050M70	KNOB, MODULE PULLER	2
5		NRAO	C13050P21	ASSY, PERFORATED COVER	1
6		NRAO	C13720M15-1	SUPPORT, BOTTOM	1
7		NRAO	C13720M15+2	SUPPORT, TOP	1
8		NRAO	C13720M17	SPACER, INSULATED RAIL	2
9		NRAO	C13720M49	PANEL, INSULATED SIDE	1
10		NRAO	C13900M04	PANEL, FRONT	1
11		NRAO	D13900P02	PCB, ISOLATED CPU INTERFACE	1
12		NRAO	C13900P07	CIRCUIT BOARD, WIRE-WRAP	1
13	RX			LED, YELLOW	1
14	тх			LED, GREEN	1
15		HEWLETT PACKARD	HLMP-0103	RING, LED MOUNTING	2
16	Jl	AMPHENOL	17D-C37S-F179	CONNECTOR, 37-PIN D-SUB	1
17	Pl	AMP	201358-3	CONNECTOR, 50-PIN	1
18		AMP	202394 - 2	SHIELD, CONNECTOR	1
19		AMP	200833-4	PIN, GUIDE	2
20		AMP	203964-6	SOCKET, GUIDE	2

REVISORS	OCSCREPTION	MINOR CORRECTIONS				NEXT ASSY USED ON	PROJECT		۲ ۵۰
	VB 0.Naboty	A. SITTLER			омт 6-93 омт 6-01	о-эл Бе-95	NOMY	5	
	DRAMM BY	K. TATE					DIO ASTRO	OBSERVATORY 8000000, NEW MEXICO 67801	
	DAT	6-94			. TATE	1 1	TIONAL RA	OBSE BOCOFIFIO, N	
	ζ,	٩	 	 	ORAWN BY CCICNED BY	A.A.	 A		

ITEM #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL QTY
39					
40		NRAO	C13900AB04	SILKSCREEN, FRONT PANEL	
41		NRAO	A13900P04	ASSEMBLY, DIP HEADER	
42		NRAO	D13900P06	ASSEMBLY, M26 MODULE	····
43		NRAO	D13900S04	SCHEMATIC, M26 MODULE	
44		NRAO	A13900W02	WIRING DIAGRAM, CONNECTOR	·
45		NRAO	A13900201	BOM	
46					
41					
48					
49					
50					
51		· ·			
52					
53					
54					
55					
56					
57					
58					
59					
60					1

ITEM #	REF DES	MALUFACIURER	PART NUMBER	DESCRIPTION	TOTAL QTY
21		АМР	610488-1	PIN, CONNECTOR/WW POST	45
22		H.H. SMITH	1411-4	LUG, SOLDER #4	1
23		SOUTHCO	47.10-204.10	SCREW, CAPTIVE	2
24				SCREW, PAN HD, SS, 4-40UNC-2A x .25	18
25				SCREW, FLT HD, SS, 6-32UNC-2A x .25	6
26				SCREW, FLT HD, SS, 6-32UNC-2A x .75	2
27				SCREW, PN HD, SS, 6-32UNC-2A x 75	2
28				SCREW, PN HD, SS, 6-32UNC-2A × 1.00	2
29				SCREW, SOCK HD, SS, 6-32UNC-2A x 1.00	2
30				WASHER, #4, EXT. TOOTH	16
31				WASHER, #6, EXT. TOOTH	8
32				WASHER, #6, SPLIT RING LOCK	2
33		ALPHA	7053	WIRE, RED, #26 GA.	AR
34		ALPHA	7053	WIRE, BLK, #26 GA.	AR
35		ALPHA	7053	WIRE, YEL, #26 GA.	AR
36		PANDUIT	TAIS8	TIE, ANCHOR	AR
37					
38					

	DESCRIPTION	VALUE	MFG.	PART NO.
	DIP HEADER			
	(PVVVI) < RESISTOR	10K, 1/4W	ALLEN-BRADLEY	RC07GF103JS
1	0000 CRESISTOR	4.7K, 1/4W	ALLEN-BRADLEY	RC07GF472JS
	Orma SESISTOR	4.7K, 1/4W	ALLEN-BRADLEY	RC07GF472JS
		0 ОНМ	NRAO	
δĘ	Drwd SRESISTOR	10K, 1/4W	ALLEN-BRADLEY	RC07GF103JS
Ř		10K, 1/4W	ALLEN-BRADLEY	RC07GF103JS
A13900P04	MODULE: M26 WYE MONITOR BOARD LOCATION: AC43			
N				
8				
4				
nny A				


Shitz Direc	OCSC R#TTOM	ADDED 4.7K RESISTOR TO SHEET 3			D13900S04 SCHEMATIC	PROJECT The C		0005 A13900P04 SHETT 1 05 4
	AB CANNER				eur 1-93 1-93	 MONO	5	
	ORANN BY					NATIONAL RADIO ASTRONOMY	OBSERVATORY BOCORPO, NEW NEWCO 87801	
	OMT	2-53				TONAL R	OBCORPO N	
	٨Ĵ₩	4	 	 		₹ 		

	DESCRIPTION	VALUE	MFG.	PART NO.
	DIP HEADER			
	D'W"D < ZENER DIODE	20 VOLTS	MOTOROLA	IN5250A
	0-0-0 CRESISTOR	1.0K, 1/4W	ALLEN-BRADLEY	RC07GF102JS
1	DVVVO CRESISTOR	4.7K, 1/4W	ALLEN-BRADLEY	RC07GF472JS
	DVVVO CRESISTOR	2.0K, 1/4W	ALLEN-BRADLEY	RC07GF202JS
	DVVVO < RESISTOR	10K, 1/4W	ALLEN-BRADLEY	RC07GF103JS
7	0-0-0 CRESISTOR	4.7K. 1/4W	ALLEN-BRADLEY	RC07GF472JS
89	0000 CRESISTOR	10K, 1/4W	ALLEN-BRADLEY	RC07GF103JS
"				
A1 3900P04	MODULE: <u>M26 WYE MONITOR</u> BOARD LOCATION: <u>AG43</u>			
ă				
4				
8				
3				
≥				

ł

- - - -

	DESCPIPTION DIP HEADER	VALUE	MFG.	PART NO.
			····	
	(D-W-D) < RESISTOR	4.7K, 1/4W	ALLEN-BRADLEY	RC07GF472JS
	D-0-0 CRESISTOR	2.0K, 1/4W	ALLEN-BRADLEY	RC07GF202JS
	Drwn0 CRESISTOR	4.7K, 1/4W	ALLEN-BRADLEY	RC07GF472JS
	DVVVD < RESISTOR	4.7K, 1/4W 4.7K, 1/4W	ALLEN-BRADLEY	RC07GF472JS RC07GF472JS
88		4./K. 1/4W	ALLEN-BRAULET	RC076F472JS
		A		· · · · · · · · · · · · · · · · · · ·
×				
A1 3900P04				
ទ្គ				
4	MODULE: M26 WYE MONITOR		<u></u>	
	BOARD LOCATION: AG24			
-				
V				
ы				
Q				
4				
2				
>				



Ε	DRAWN BY	APPRVD BY	DESCRIPTION			
33			ADDED ACU MANUAL MONITOR			
94			ADDED CONNECTOR P1			

D


С

В

1


TION	PIN	FUNCTION
	d	
RTN	e	
	t	STOW MON+
BATTERY	h	
	j	STOW MON-
S	k	
	m	♦ LOSS MON+
	n	
	ρ	♦ LOSS MON-
	r	
ID+	8	FIRE ALARM+
	t	
1D-	U	FIRE ALARM-
	v	ACU MANUAL+
	w	LOCAL ESTOP+
T+	×	ACU MANUAL-
	У	LOCAL ESTOP-
,T—	Z	104
	~	105
WR FAIL+	88	102
	22	103
WR FAIL-	DD	IDO
	EE	101
	77	ID GND
	нн	ANALOG GND

1 of 1 DRAWING C13900WO	2 REV. B	SCALE 2/1	
RING DIAGRAM	APPROVED BY	DATE 10-92	
ST POINTS	DESIGNED BY	DATE 10-92	
6 ANTENNA INTERFACE	DRAWN BY	DATE 3-94]
WYE MONITOR	ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO 87801		A
	NATIONAL	RADIO	



94V-0 DATACON OFYF6

Ο



ACAD : 13900P07

Α

0

2


REV DA

AG43/1


1 20V 16 10K 4.7K

2K 10K 4.7K 10K 8 9


		1	
TE DRAWN E	Y APPRVD BY	DESCRIPTION	D
			С
			В
WYE MON 6 ANTENN ERFACE I RE-WRAP MPONENT 1 of 1	NA MODULE BOARD	NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO 87801 DRAWN BY DESIGNED BY APPROVED BY APPROVED BY BATE 6-93 APPROVED BY BATE 6-93 APPROVED SY BATE 6-93 APPROVED SY BATE 6-93 APPROVED SY BATE 6-93	A



			1					
Έ	DRAWN BY	APPRVD BY	1	DESC	CRIPTION			
93			MINC	DR COF	RECTIO	ONS		
93			СНС	D J1 F	PART	IUM	BER	
93			ADD	ED D5,	D6; 1	NOT	E 1	
								D
								С
	LM780			AGE RE 4-PIN	GULAT	OR	1	
	74HC1			-PIN				
	LTC10			-PIN			3	
	74HC1			0-PIN			2	
	SW DI		SWIT				1	
	SW DI		SWIT				1	
			RESIS	TOR, 1K, 1	<u>/4₩,5%</u>		2	
			RESIS	TOR, 750,	1/4W,17	6	1	В
				IOR,9.31			1	
				TOR, 100			3	
	- 1			TOR, 15K,			1	
			RESIS	tor,2490),1/4W,1	76	1	
_				TOR,49.9			1	
	- 4 10	3322-0		<u>TOR, 10K,</u> ER, BRE			3	
	D6KE			SSOR, TRAI			2	
	1N524		DIOD				2	
	LT100		DIOD	E			2	
			CAPA	CITOR,	0.1uf		10	
				CITOR,		·····	4	
			CIRC					
				AS OBS	ONAL STRON SERVA		Y	А
				DRAWN BY		DA'	lt.	
				DESIGNED	IY	DA 4-	TE.	
	FED CIRC MBLY	UL BOA	RU	APPROVED	8Y	DA	TE .	
		K C1390		I	REV. C	4-	<u>9/1</u>	
1.0	OF 1 NUMB	R CI390	0-02	·		L	2/1	I



1		
DATE DRAVN BY APPRV'D BY DESCRIPTION 7-92 CHGS P/N CN 32,84 ADD DIDDES		
	ם	
	С	
	в	
WYE MONITOR WYE MONITOR UFAULT INTED CIRCUIT BD. HEMATIC DIAGRAM MATIONAL RADIO ASTRONOMY DBSERVATORY BATE 4-93 APPROVED BY DATE 4-93	Α	
1 OF 1 BRAVING C13000800 REV. B SCALE -	J	



		2	_				1	
		REV	DATE 7-93		APPRVD BY		ACUFAULT LOCAL	
		B	8-93			+	ACUFAULT WIRING	
<u>،</u> س	NNECTOR	c	4-94					
			4-94	I	I	NUDED	NOMENCLATURE	
	- BIN X 5-J1							
/	/			BIN 7-,	X			D
ሰ				<u> </u>				
\leq			\exists	Ð				
Þ				x z				
>			-*	Z				
Ы				н				
K				ĸ				
Ы				(f				
ß								
IJ				· _				
Ы			\rightarrow	m P				
								С
								-
N								
1				· ·				
X								
Г				u			:	
N	······································			N				
М				• "				
\geq	·····			S U				
Μ								
N				Ś w 📔				1
2	Λ			C Y				
	2	105	k	S M				
Ы		103	<u> </u>					B
F		- <u>102</u>		68				
				EE DD				
		IDG		रिम				
N				< •				
P			-*	x				
1								
				ς τ				
P	, 		<					
\geq				$\langle \mathbf{v} $				
2				X				
	THERWISE SPECIFI	ED V		<u> </u>		N	ATIONAL RADIO	A
	4	5	w	YE MONT	UK		ASTRONOMY OBSERVATORY	
	(10) e	l T	Ľ			\$00	DORNO, NEW MEXICO \$7801	
AL :				MONITOR			11-92 MED BY BATE 11-92	1
			WIRIN	ig diagr	AM .			1
•		26		or 1 HUAN	D13900	<u>2W01</u>	MEY. C SCALE NONE	

2.10 M27 Auxiliary Monitor and its Interfaces with the Generators and UPS's

This section describes the M27 Auxiliary Monitor Module and its interfaces with the generator system's Generators 1 and 2, Master Cubicle, and the Correlator and Computer UPS units. Like the other WYE Monitor control interface modules, M27 uses the Isolated CPU Interface Board to transform serial bus message interactions into 16 discrete paralell interactions with device interface circuitry. D13900S08 is the M27 schematic diagram. The device interface circuitry is installed on a wire-wrapped logic connector board in M27. Drawing D13900P20 is the module assembly drawing and drawing C13900P21 shows the interface circuit's component layout on the logic connector board. Reduced-scale copies of the M27 functional drawings follow this text.

This section does not describe the operating characteristics of the generator, computer or correlator UPS systems. However, the tables following the correlator and generator interface descriptions list the unit's control and monitor signal function names and the conditions associated with each signal state. Figures 2, 4 and 5 show the Correlator UPS, Generator and Facility sub-screens.

The M27's are connected to the WYE Monitor Auxiliary Bus that services the Control Building and service building complex.

Sections 2.2 and 2.4 described the message formats, protocol, and line driving and receiving. Section 2.8 described the Isolated CPU Interface Board.

The major subjects of this section are the character of the interface signals, the interface circuits that adapt these signals to the Isolated CPU Interface Board and the M27 power circuitry.

M27 is designed to output two command discretes and input fourteen monitor discretes. There are no unimplemented command/monitor discretes, as was the case in the M26 module.

M27 is a more general module than the M26 and M29 because its device interface circuitry on the logic connector board services the five devices mentioned above. This application commonality is the result of the fact that the control interfaces in the generators and Master Cubicle have identical circuitry; the two UPS units are identical, and the interface signal types and levels for the two types of applications are very similar. As a result of this similarity, it was possible to design the M27 device interface circuitry so that it would be compatible with both the generator and UPS systems.

Three M27's and the associated M28 Power Supply/Battery Module are installed in a bin in the Generator Control room. These units control and monitor the generators and Master Cubicle switching gear. The three M27 outputs are each connected to a generator system interface module, C9390028. A reduced-scale copy of this drawing follows this text. The generator systems interfaces are described below.

Two M27's and the associated M28 Power/Battery Module are installed in a bin in the Control Building's UPS room and control and monitor the Correlator and Computer UPS units; these interfaces are described below.

The M27 and related functional drawings are listed on the next page; for convenient reference, reduced-scale copies follow this section's text.

D13900P20	WYE Monitor M27 Auxiliary Monitor Module Assembly
A13900204	M27 Auxiliary Module Module BOM
D13900S08	WYE Monitor M27 Auxiliary Monitor Schematic Diagram
D13900P22	M27 Auxiliary Monitor Isolated CPU Interface Board Assembly
C13900P21	M27 Auxiliary Monitor Module Wire-Wrap Board Component Layout
A13900P23	M27 Auxiliary Monitor Module Dip Header Assembly
C13900W05	M27 Module 37-Pin Connector Test Points Wiring Diagram
A13900W06	M27 Auxiliary Monitor Module Wire List
D13900ww09	M27-Generator System Interface
B13900S12	WYE Monitor Master Cubicle Relay and Header Schematic Diagram
C9390028	Main Generator WYE COM Monitor Circuits
D13900W10	M27-Correlator and Computer UPS Interface

Front Panel Test Point Connector

For convenience in locally checking the M27's interface signals, WYE Monitor bus signal and M27 power, M27 has a front panel test point connector J1 that is a 37 contact, "D" series socket connector. Note from the M27 module schematic drawing that all the monitored functions are connected to J1 but command functions are not included. Note also that the J1 signals are connected to the Isolated CPU Interface Board Port 0 and Port 1 connectors. The levels are the TTL-compatible port inputs and are low-true when the input to the associated optoisolator is an active-high 24 volts.

M27 Command Interface Circuitry

The Isolated CPU's Interface Board's parallel I/O optical isolator configuration is shown on D13900P22.

Command optoisolators (NEC PS2502-1) are installed in the Isolated CPU Interface Board ports IO0 and IO1. Monitor optoisolators are not installed in these ports.

The two command interface circuits are SPDT relays and are functionally similar to those used in the command interface circuits of M26. The two sets of NO relay contacts are connected to P1, the M27 module I/O connector; the NC contacts are not used. Setting a 0 in command ports IO01 or IO02 closes the NO relay contact. Since the command outputs are NO relay contacts, they are electrically isolated from the M27 circuitry.

Note that the two relay command circuits are identical and use the same Hamlin SPDT relay and inductive-kick clipping diode as in M26. The relays are driven by the output transistor of the command optoisolators (NEC PS2502-1), which sinks current from the M28 Power Supply +28 output through the relay coil to the M28 28 volt return.

The Hamlin HE721C2410 is a dry reed relay with a contact rating of 3 Watts, 0.25 Amps, and 175 volts. The coil resistance is 2000 Ohms and is designed for 24 volt operation.

M27 Monitor Interface Circuitry

Monitor optoisolators (NEC PS2501-1) are not installed in the Isolated CPU Interface Board ports IO2 through IO15. In place of these isolators, Ports IO2 through IO15 use NEC PS2501-4 monitor input optoisolators installed on the logic connector board. These optoisolators are electrically identical to NEC

PS2501-1 but four optoisolators are packaged in one chip. Correspondingly, Command optoisolators are not installed in Ports IO2 through IO15.

The monitor interface circuits are all optically-isolated 24 volt inputs and all use a 10 k Ω series resistor to limit the isolator LED current to about 2.2 mA. Other than the inversion inherent in the monitor optoisolators, there are no logical inversions in the monitor circuitry. Therefore, a no-fault readout will not be all zero's as is the case in M26. If the input to the monitor circuits is 24 volts and is the correct polarity, the optoisolator output will be low, which is a 1.

The voltage sources are +24 volts in all M27 applications. The M28 Power Supply +24 volt output and its return are connected to the device interface circuitry where it is typically connected to monitor relay contacts. The contact outputs return this voltage as a function of the device's monitor states.

M27 Address Inputs

The M27 address line (Unit ID) inputs are encoded to enable the module's Isolated CPU Interface board to determine if the module is the target of a Command or Monitor Request messages. It also uses the encoded value in formatting Command or Monitor Acknowledge messages transmitted to the control PC. The M27 address line inputs are **active-high** and the code is formed by connecting the appropriate address line inputs to logic common (J1-FF) on the J1, the bin back-plane connector. The bin contacts connected to ground are the complement of the address code. J1-DD is the LSB (2^o) and J1-z (2⁴) is the MSB. J-1AA (2⁵) is always connected to logic common in the address line ground string. The M27 address code assignments are described below in the two M27 interface application descriptions.

M27 Power

M27's input power is +13.6 volts from the M28 Power Supply/Battery Module. The Isolated CPU Interface Board performs the power regulation and isolation for the M27 Medule. This power circuitry is described in Section 2.8; see this section for details. VCC for the monitor input optoisolator's collector load resistors is provided by the Isolated CPU Interface Board's LM7805KC +5 volt regulator's output.

Generator and Master Cubicle Interfaces

The Generator System's M27's are installed in bin locations 4, 5, and 6 in the Generator Control Room. M28 is installed in positions 1, 2 and 3. The M27 in bin position 4 monitors Generator 1 (EAST), that in bin position 5 monitors Generator 2 (WEST), and the unit in position 6 controls and monitors the Master Cubicle. M28, the Power Supply/Battery Module provides 12-volt M27 power and 26-volt power to the monitor interfaces in the generator system's monitor interfaces.

The Generator 1 M27 (position 4) address code is 2; the Generator 2 M27 (position 5) address code is 3 and the Master Cubicle M27 (position 6) address code is 4.

Drawing D13900W09 shows the bin wiring and control-monitor wiring between the three M27's, Generator 1 and 2 cubicles and the Master Cubicle. Three 24-wire cables from TB 1 connect the M27 to the associated Generator and Master Cubicle monitor circuits. Both generators have identical monitor functions and wiring; the generator's M27s do not have any command functions. The generator start and stop functions are controlled by the Master Cubicle circuitry but the Master Cubicle M27 only outputs the start command. The Generator and Master Cubicle interface signal characteristics and bit assignments are

tabulated following this text.

Drawing C9390028, Main Generator WYE COM Monitor Circuits, shows the the physical layout of the three sets of identical monitor interface modules that read out the Generator 1, Generator 2, and Master Cubicle monitor states. Drawing B13900S12 shows the monitor interface circuit in larger scale. Refer to these drawings during the following description.

The monitor interface module's outputs to the M27 are on TB 2 and the inputs from the generator system are on TB 1. Each interface module has ten interface circuits. Each circuit consists of a relay, a state indicator LED, current limiting resistors, and relay contact-select jumpers. The resistors, LED, and jumpers are installed on a dip header. The resistors limit LED current and relay coil current; the jumper selects either the NO or NC relay contacts. The M28 +24 volt power supply output is connected to TB 2-23 and the 24 volt return is connected to TB 2-24. The relay center contacts are connected to +24 volts and the jumpers are configured for NO contact outputs. The relay coil is driven by the generator system's monitor circuits and when they actuate a relay, the NO contacts read out the function's state as a +24 volt signal. These +24 volt signals drive the optoisolator's anodes via the 10 k Ω limiting resistors. The M28's 24 volt return is connected to the generator system's circuit grounds; therefore, the generator systems monitor outputs are electrically isolated from the M27's.

Note from the tables below that the WYE Monitor System outputs only one command to the generator system, Start Generators, from the Master Cubicle M27. The command interface circuits (IO0 and IO1) in the generator M27's are not used. The Start Generators command pair is wired through the 24-wire interface cable to relays in the Allen-Bradley Process Control equipment in the Master Cubicle cabinet. When activated by setting a 0 in command port IO01, the relay NO contact closure activates the generator start function. See drawing D13900W09 for details.

Figure 4 shows the Generator, Master Cubicle and Generator START/STOP sub-screens.

Int Bd Signal	Function	Signal Type	M27 Module I/O Pins & Levels	Int BD Port State	Signal Function
1000 (C)*	Start Generaors Command	SPDT Relay Contacts	P1-P & P1-M open closed	Low, O High, 1	Cmd Active Cmd Inactive
IOO1 (C)	Not Used	SPDT Relay Contacts	P1-S & P1-U open closed	Low, O High, 1	
1002 (M)	Generator Tie Breaker Open	DC voltage	P1-W & P1-Y +24 volts O volts	Low, O High, 1	Breaker Closed Breaker Open
100 3 (M)	SEC Utility Breaker Open	DC voltage	P1-a & P1-c +24 volts O volts	Low, O High, 1	Breaker Closed Breaker Open
1004 (M)	Not Used	DC voltage	P1-e & P1-h +24 volts O volts	Low, O High, 1	

Master Cubicle Interface Signal Characteristics

1005	(M)	Not Used	DC voltage	P1-k & P1-n		
				+24 volts	Low, O	
				0 volts	High, 1	
1006	(M)	Not Used	DC voltage	P1-r & P1-t		
	(H)	NOT USED	be voltage	+24 volts	Low, O	
				0 volts	High,1	
				0 10113		
1007	(M)	Not Used	DC voltage	P1-V & P1-x		
			-	+24 volts	Low, O	
				0 volts	High, 1	
1008	(M)	AC Control	DC voltage	P1-N & P1-R		
		Voltage		+24 volts	Low, O	No AC Voltage
				0 volts	High, 1	Voltage OK
				0 10113		forege on
1009	(M)	#1 Day Tank	DC voltage	P1-T & P1-V		
		Low Fuel		+24 volts	Low, 0	Fuel Low
				0 volts	High, 1	Fuel OK
1010	(M)	#2 Day Tank	DC voltage	P1-X & P1-Z		
		Low Fuel		+24 volts	Low, O	Fuel Low
				0 volts	High, 1	Fuel OK
1011	(M)	Voltage/Freq	DC voltage	P1-b & P1-d		
		Failure		+24 volts	Low, O	Volt/Freq Fail
				0 volts	High, 1	Volt/Freq OK
1012	(M)	Load Shed	DC voltage	P1-f & P1-j		
		Activated		+24 volts	Low, O	Load is Shed
				0 volts	High, 1	Load OK
1013	(M)	Alarm Horn	DC Voltage	P1-m & P1-v		
				+24 volts	LOW, O	Alarm On
				0 volts	High, 1	Alarm Off
1014	(M)	Not Used	DC voltage	P1-s & P1-u		
1014	(11)	NOT USED	be voltage	+24 volts	Low, O	
				0 volts	High, 1	
				U WYYLD		
1015	(M)	Not Used	DC voltage	P1-w & P1-y		
				+24 volts	Low, O	
				0 volts	High, 1	

* C denotes a command function and M denotes a monitor function.

Generators 1 and 2 Interfaces with M27

Int Bd Signal	Function	Signal Type	M27 Module I/O Pins & Levels	Int BD Port State	Signal Function
1000 (C)*	Not Used	SPDI Relay Contacts	P1-P & P1-M open closed	Low, O High, 1	Start Cmd Act'v Cmd Inactive
1001 (C)	Not Used	SPDI Relay Contacts	P1-S & P1-U open closed	Low, O High, 1	Stop Cmd Active Cmd Inactive
1002 (M)	Generator Ckt Breaker	DC voltage	P1-W & P11-Y +24 volts O volts	Low, O High, 1	Breaker Open Breaker Closed
1003 (M)	Remote Ckt Breaker	DC voltage	P1-a & P1-c +24 volts 0 volts	Low, O High, 1	

1004	(M)	Not Used	DC voltage	P1-e & P1-h +24 volts 0 volts	Low, O High, 1	
1005	(M)	Not Used	DC voltage	P1-k & P1-n +24 volts 0 volts	Low, O	
1006	(M)	Not Used	DC voltage	P1-r & P1-t +24 volts	High, 1 Low, 0	
1007	(M)	Not Used	DC voltage	0 volts P1-v & P1-x +24 volts	High, 1 Low, 0	
1008	(M)	Engine Start	DC voltage	0 volts P1-N & P1-R +24 volts	High, 1 Low, 0	Engine Starting
1009	(M)	Engine Running	DC voltage	0 volts P1-T & P1-V	Hìgh, 1	Not Starting
1010	(M)	Battery Failure	DC voltage	+24 volts 0 volts P1-X & P1-Z	Low, O High, 1	Engine Running Not Running
			·	+24 volts 0 volts	Low, O High, 1	Battery Failure Battery OK
1011	(M)	Overcrank	DC voltage	P1-b & P1-d +24 volts 0 volts	Low, O High, 1	Overcrank OK
1012	(M)	Fail to Synchronize	DC voltage	P1-f & P1-j +24 volts 0 volts	Low, O High, 1	Fail to Sync OK
1013	(M)	Approach Low Lube Oil	DC Voltage	P1-m & P1-v +24 volts 0 volts	Low, O High, 1	Lube Oil Lvl Low Lube Oil OK
1014	(M)	Approach High Water Temp	DC voltage	P1-s & P1-u +24 volts 0 volts	Low, O	High Water Temp
1015	(M)	Approach Load Limit	DC voltage	P1-w & P1-y +24 volts 0 volts	Kigh, 1 Low, O High, 1	Water Temp OK At Limit OK

* C denotes a command function and M denotes a monitor function.

Correlator and Computer UPS Interfaces

The Computer and Correlator UPS systems M27's are installed in a bin in the UPS Room. M28 is installed in bin positions 1, 2 and 3, and M27s are installed in bin positions 4 and 5. The M27 in location 4 controls the Correlator UPS, and the M27 in 5 controls the Computer UPS. M28, the Power Supply/Battery Module, provides 12-volt M27 power and 26-volt power to the monitor interfaces in the UPS's.

The Correlator UPS M27 (position 4) address code is 5 and the Computer UPS M27 (position 5) address code is 6.

Drawing D13900W10 shows the bin wiring, control-monitor wiring between the M27's and the UPS units and the UPS Command and Monitor interface circuits.

Both UPS units are identical. The UPS units use only one command function, Reduce Input Limit, port bit IO0. This is an M27 relay contact closure; the NO contacts are connected to terminals 8 and 9 on TB1 in assembly A24. Setting a 0 in this port closes the NO relay contact and activates a command relay in the UPS.


The UPS monitor circuitry is also shown on D13900W10. Thirteen monitor functions are connected to TB1 in assembly A23. These are NC relay contacts in the UPS circuitry that are connected to the M28 +24 volt output and 24 volt return. When a monitored UPS state or alarm is false or a 0, the contacts are closed so the M27 monitor input is zero volts. When the function goes true, the contacts open and 24 volts is applied to the monitor optical isolator circuits. The Correlator and Computer UPS unit's interface signal characteristics and bit assignments are tabulated below.

Figures 2 and 5 show the Correlator UPS sub-screen.


Correlator and Computer UPS Interfaces with M27

Int Bd Signal	Function	Signal Type	M27 Module 1/O Pins & Levels	Int BD Port State	Signal Function
1000 (C)*	Reduce Input Limit	SPDI Relay Contacts	P1-P & P1-M open closed	Low, O High, 1	Cmd Active Cmd Inactive
1001 (C)	Not Used	SPDI Relay Contacts	P1-S & P1-U open closed	Low, O High, 1	
1002 (M)	Battery Volts Low	DC voltage	P1-W & P1-Y +24 volts O volts	Low, O High, 1	Low Batt Volts Batt Volts OK
10 03 (M)	Battery Not Available	DC voltage	P1-a & P1-c +24 volts 0 volts	Low, O High, 1	Battery Not Avail Battery Avail
1004 (M)	UPS Overload Alarm	DC voltage	P1-e & P1-H +24 volts 0 volts	Low, O High, 1	UPS Overload No Overload
1005 (M)	Inlet Air Over Temp Alarm	DC voltage	P1-k & P1-n +24 volts 0 volts	Low, O High, 1	Temp Alarm No Alarm
1006 (M)	Transfer Not Available	DC voltage	P1-r & P1-t +24 volts 0 volts	Low, 0 High, 1	Transfer N/A Transfer Avail
1007 (M)	Retransfer Not Available	DC voltage	P1-v & P1-x +5 to 12 VDC 0 volts	Low, O High, 1	Manual Mode Computer Mode
1008 (M)	Not Used	DC voltage	P1-N & P1-R +24 volts 0 volts	Low, O High, 1	
1009 (M)	UPS Available	DC voltage	P1-T & P1-V +24 volts 0 volts	Low, O High, 1	UPS Avail UPS Not Avail
1010 (M)	UPS On Bypass	DC voltage	P1-X & P1-Z +24 volts 0 volts	Low, O High, 1	UPS On Bypass UPS Not On Bypass

1011	(M)	5 Min Till UPS Shutdown	DC voltage	P1-b & P1-d +24 volts 0 volts	Low, O High, 1	5 Min Till S/D UPS OK
1012	(M)	Summary Alarm	DC voltage	P1-f & P1-j +24 volts 0 volt3	Low, O High, 1	Summary Alarm No Alarm
1013	(M)	Minor Alarm	DC Voltage	P1-m & P1-u +24 volts 0 volts	Low, O High, 1	Minor Alarm No Alarm
1014	(M)	Major Alarm	DC voltage	P1-s & P1-u +24 volts 0 volts	Low, O High, 1	Major Alarm No Alarm
1015	(M)	UPS Input Failure	DC voltage	P1-w & P1-y +24 volts 0 volts	Low, O High, 1	UPS Input Fail UPS Input OK





MODULE	<u>M27</u>	NAME AUXILARY MONITOR D	OH <u>₩A13900204</u> REV WG# <u>D13900P20</u> SUB_ASSY QUA/SYSPREPRD_BY	DWG#	
ITEM #	REF DES	HANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL QTY
1		NRAO	C13050M02	PANEL, REAR	1
2		NRAO	B13050M04	CUIDE	2
3		NRAO	C13050M06	PLATE, SIDE	1
4		NRAO	C13050M70	KNOB, MOUDLE PULLER	2
5		NRAO	C13050P21	ASSY, PERFORATED COVER	1
6		NRAO	C13720M15-1	SUPPORT, BOTTOM	1
7		NRAO	C13720M15-2	SUPPORT, TOP	1
8		NRAO	C13720M17	SPACER, INSULATED RAIL	2
9		NRAO	C13720M49	PANEL, INSULATED SIDE	1
10		NRAO	C13900M04	PANEL, FRONT	1
11		NRAO	C13900P21	CIRCUIT BOARD, WIRE-WRAP	1
12		NRAO	D13900P22	PCB, ISOLATED CPU INTERFACE	1
13	RX			LED, YELLOW	1
14	TX			LED, GREEN	1
15		HEWLETT PACKARD	HLMP-0103	RING, LED MOUNTING	2
16	J1	AMPHENOL	17D-C37S-F179	CONNECTOR, 37-PIN D-SUB	1
17	P1	AMP	201358-3	CONNECTOR, 50-PIN	1
18		AMP	202394-2	SHIELD, CONNECTOR	1
19		AMP	200833-4	PIN, CUIDE	2
20		AMP	203964-6	SOCKET, GUIDE	2



<u> </u>	ELECTRIC	CAL X MECHANICAL BO	DM # REVREV	DATE <u>6.01.94</u> PAGE4_	_0F_4_
ITEM #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL QTY
39					
0		SRAO	C13900AB0	SILKSCREEN, FRONT PANEL	
41		MRAO	D13900P20	ASSEMBLY, M27 MODULE	
42		NRAO	A13900P23	ASSEMBLY, DIP HEADER	
43		NRAO	D13900S08	SCHEMATIC, M27 MODULE	
44		NRAO	A13900W05	WIRING DIAGRAM, CONNECTOR	
45		NRAO	A13900W06	WIRE LIST, M27 MODULE	
46		NRAO	A13900Z04	BOM	
47					
48					
49					
50					
51					<u> </u>
52					_
53					
54					
55					
56					
57					
58					
59					
60					

X ELECTRICAL X MECHANICAL BOM # A13900204 REV - DATE 6-01-94 PAGE 3 OF 4						
ITEM #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL QTY	
21		AMP	610488-1	PIN, CONNECTOR/WW POST	45	
22		H.H. SMITH	1411-4	LUG, SOLDER #4	1	
23		SOUTHCO	47-10-204-10	SCREW, CAPTIVE	2	
24				SCREW, PAN HD, SS, 4-40UNC-2A x .25	18	
25				SCREW, FLT HD, SS, 6-32UNC-2A x .25	6	
26				SCREW, FLT HD, SS, 6-32UNC-2A x .75	2	
27				SCREW, PN HD, SS, 6-32UNC-2A x .75	2	
28				SCREW, PN HD, SS, 6-32UNC-2A x 1.00	2	
29				SCREW, SOCK HD, SS, 6-32UNC-2A x 1.00	2	
30	<u> </u>			WASHER, #4, EXT. TOOTH	16	
31				WASHER, #6, EXT. TOOTH	8	
32	1			WASHER, #6, SPLIT RING LOCK	2	
33		ALPHA	7053	WIRE, RED, #26 GA.	AR	
34		ALPHA	7053	WIRE, BLK, #26 GA	AR	
35		ALPHA	7053	WIRE, ORG, #26 GA	AR	
36		ALPHA	7053	WIRE, GRN, #26 GA.	AR	
37		ALPHA	7053	WIRE, BLU, #26 GA	AR	
38		PANDUIT	TA1S8	TIE, ANCHOR	AR	






1	1	
DRAWN BY APPRVD BY DESCRIPTION	D	
DCC4 AE21 10 10K	С	
	в	
HE721C2410 RELAY, DIP 2 PS2501-4 OPTOISOLATOR 4 BOARD, WIRE-WRAP 1 RER PART NUMBER DESCRIPTION QTY NATIONAL RADIO YE MONITOR ASTRONOMY AUXILIARY DRAWN BY DATE ITOR MODULE DESCRIPT DATE -WRAP BOARD DATE PONENT LAYOUT DATE	A	
OF 1 DRAWING C13900P21 REV SCALE 2/1		


	DESCRIPTION	VALUE	MFG.	PART NO.
	DIP HEADER			
	(Invite) < RESISTOR	4.7K, 1/4W, 5%	ALLEN-BRADLEY	CB4725
	D-VVIO RESISTOR	4.7K, 1/4W, 5%	ALLEN-BRADLEY	CB4725
	D-VV-D < RESISTOR	4.7K, 1/4W, 5%	ALLEN-BRADLEY	CB4725
	D-VV-0 CRESISTOR	4.7K, 1/4W, 5%	ALLEN-BRADLEY	CB4725
	DVVVO RESISTOR	4.7K, 1/4W, 5%	ALLEN-BRADLEY	CB4725
₹Į	DVVVO RESISTOR	4.7K, 1/4W, 5%	ALLEN-BRADLEY	CB4725
Ĩ		4.7K, 1/4W, 5%	ALLEN-BRADLEY	CB4725
٦		4.7K, 1/4W, 5%	ALLEN-BRADLEY	CB4725
A13900P23	MODULE: <u>M27 AUXILIARY MON</u> BOARD LOCATION: <u>AA01,</u>		-	
SALL				
2				
Q				
ŝ				
ą				

5HOSSW2B	NOULANDS30		D13900S08 SCHEMATIC C13900P20 ASSEMBLY NEXT ASSY USED ON	V MAREY WYE MONITOR V MIE M27 AUXILIARY MONITOR MODULE
		_	84 84 84 84 84 84 84 84 84 84 84 84 84 8	MONY
	CANNER BY			NATIONAL RADIO ASTRONOMY OBSERVATORY
	ME	-		VITONAL R
	A3W	·		2


				<u> </u>	
		DESCRIPTION DIP HEADER	VALUE	MFG.	PART NO.
	(D-W-10) <	RESISTOR	10K, 1/4W, 5%	ALLEN-BRADLEY	CB1035
		RESISTOR RESISTOR RESISTOR	10K, 1/4W, 5% 10K, 1/4W, 5% 10K, 1/4W, 5%	ALLEN-BRADLEY ALLEN-BRADLEY ALLEN-BRADLEY	CB1035 CB1035 CB1035
79		RESISTOR RESISTOR RESISTOR	10K, 1/4W, 5% 10K, 1/4W, 5% 10K, 1/4W, 5%	ALLEN-BRADLEY ALLEN-BRADLEY ALLEN-BRADLEY	CB1035 CB1035 CB1035
ā		RESISTOR	10K, 1/4W, 5%	ALLEN-BRADLEY	CB1035
A13900P23	морш	E: M27 AUXILIARY MON	ITOR		
		LOCATION: <u>AE11,</u>		_	
S S E					
3 9 3					
2					




				 1		<u></u>	
				1			
TE 04	UKAWN BY	APPRVD BY		DESCRIPTIO			
94		l'		ED CONNECTOR	<u> P1</u>	_	
5			1				
2	1100	TED					
		STER	16	ENERATO			
	COB	ICLE	1	1 AND	2		
	FUN	CTION		FUNCTION			
	START GENE	RATORS		USED			
_	RETURN		_	USED			
	UNUSED		UN	USED			
	NCP RESET (EI RETURN	WBLE/DISABLE)	-	VERATOR CIRCUIT B	REAKER		С
:		(OPERATE/CLOSED)		MOTE CIRCUIT B	REAKER		
_	RETURN	(OPERATE/CLOSED)	_				
	RETURN	(UPERKIE/ CLUSED)		IUSED IUSED			
RM	UNUSED			USED			
E	UNUSED		-	USED			
_	UNUSED		UN	USED			
£	UNUSED			USED			
	AC CONTROL	VOLTAGE		GINE START			
	RETURN	K LOW FUEL		TURN GINE RUNNING			
	RETURN			TURN			
	#2 DAY TAN RETURN	K LOW FUEL		TTERY FAILURE			
N		EQUENCY FAIL		TURN ERCRANK			
	RETURN			TURN			
i	LOAD SHED RETURN	ACTIVATED		LURE TO SYNCH	RONIZE		_
	ALARM HORI	N	AP	PROACH LOW LU	BE OIL		B
	125V BATTE	RY		TURN PROACH HIGH WATE			
	RETURN	·····	RE	TURN			
	UNUSED			PROACH LOAD L	IMIT		
	+24V		+2	4V			
	+24 GND LINE+	·	_	4 GND			
	LINE-			ι <u>ε -</u>			
						•	
-							
				NATIONAL		10	
WY	E MONITO	OR		ASTRO			•
OBSERVATORY SOCORRO, NEW MEXICO 87801							A
		MONITOR	2	DRAWN BY	DATE		
DU	LE CONN			DESIGNED BY	5-9-		
	POINTS			APPROVED BY	5-9	4	4
					15_ā	a	
<u>1</u> o		°C13900W	/05	REV. A	SCALE 2	2/1	





				·		······································	
		2				1	
		RE	V DATE	DRAWN BY	APPRVD BY	DESCRIPTION	
		I	1	1	I	1	
							D
							1
							[
							С
							l I
						WIRE, JUMPER 14	1
		AMP		2-640		PIN, WIRE WRAP 55 SOCKET, 40-PIN 1	ł
	U4	AMP	·····			Socket, 40-pin 1 Socket, 8-pin 1	<u> </u>
	OFTOS OFTOS	AMP		2-640)358-3	SOCKET, 16-PIN 10	1
)	Z1	AUGA		616-0		SOCKET, 16-PIN 4	1
	<u>×1</u> Y1	TECC		P1602		SURGE SUPPRESSOR 1 CRYSTAL 11.0592 MHZ 1	ł
-	U9	NATK	ONAL	LM780	SKÇ	VOLTAGE REGULATOR 1	1
	U8		R BROW			DC-DC CONVERTER 1]
<u>}</u>	U7 U6	MAXI	ETICS	MAX69	32	IC, 16-PIN 1 IC, 14-PIN 1	ł
	U4	PMI		OP15		IC, 8–PIN 1	1
	U2		etics	74HCT	00	IC, 14PIN 1	В
-	U1 S1	INTE	L	87C51		IC, 40-PIN 1 SWITCH 1	ľ
)	814			1311 01		SWITCH 1 RESISTOR, 10 1	1
	R13				1	RESISTOR, 150 1	1
	R8-R9	<u> </u>				RESISTOR, 1K 2	1
	R6-R7 R3-R5					RESISTOR, 10K 2 RESISTOR, 330K 3	
	R1-R2				i	RESISTOR, 51K 2	
		PAN	SONIC		IOK680	SURGE SUPPRESSOR 3]
	RP2-RP3 RP1			RP10A		RESISTOR PACK, 1K 2	
		NEC		PS250		RESISTOR PACK, 10K 1 OPTOISOLATOR 2	
	OPTO2	PMI		OP15		OPTOISOLATOR 1	
	OPTO1	NEC		PS250		OPTOISOLATOR 1	
	D4			1N400 1N914		DIODE 1	
_	D1, D3	<u> </u>		111314		LED 2	
_	C5C8					CAPACITOR, 0.1uf 4	1
	C3. C4	ļ				CAPACITOR, 10uf 2	
	<u>C1, C2</u>	NRAC	<u> </u>	01300		CAPACITOR, 33pf 2 CIRCUIT BOARD 1	!
	REF. DES.	MAN				DESCRIPTION QTY	•
S OT	HERWISE SPECI	RED	2			NATIONAL RADIO	A
	**		L S W	YE MONIT	OR	ASTRONOMY	
) 2000 (1			+			OBSERVATORY SOCORINO, NEW MEXICO 67801	
AL:	••		M27 AUXII	LIARY MO	NITOR	DRAMM BY DATE 5-94	
			ISOL	ATED CPU		DESIGNED BY DATE 9-92	
:				RFACE BO		Y APPROVED BY BATE 5-94	
			NUMBER 1	or 1 Human	D13900	P22 MEX - MCAUE 2/1	














	1	
APROV'D BY	DESCRIPTION	
		D
ARD		
5 4 3		С
2		
)		В
TOR CLE EADER AGRAM	NATIONAL RADIO ASTRONOMY OBSERVATORY SUCCRRELINEW MEXICO 87801 DRAWN BY DATE DESIGNED BY DATE 5-94 APPROVED BY DATE	А
DRAVING NUMBER BI	3900S12 REV SCALE -	







2.11 M29 Auxiliary Utility Module

This section describes the M29 Auxiliary Utility Module and its interfaces with the Computer and Correlator air conditioning systems and the control ModComp computers. Like the other WYE Monitor control interface modules, M29 uses an Isolated CPU Interface Board to transform serial bus message interactions into 16 discrete paralell interactions with device interface circuitry. The device interface circuitry is installed on a wire-wrapped logic connector board in M29. Drawing D13900P15 is the module assembly drawing and drawing C13900P17 shows the device interface circuit's component layout on the logic connector board. Drawing D13900S07 is the module schematic diagram. Reduced-scale copies of the M29 functional drawings follow this text.

M29 is installed in the VLA Control Room Console, Monitor and Control Bin, location 9 and M28 the Power Supply/Battery Module is installed in locations 10, 11 and 12. M28 provides the 12 volt DC power to M29 and 24 volts to monitor interfaces in the computer and correlator air conditioning system.

M29 is connected to the WYE Monitor Auxiliary Bus that services the Control Building and service buildings complex.

Sections 2.2 and 2.4 described the message formats, protocol, and line driving and receiving. Section 2.8 described the Isolated CPU Interface Board; a slightly different version is used in M29 and is described below.

Figure 5 shows M29's Control Building sub-screen.

The major subjects of this section are the M29 circuitry, the character of the device interface signals, and the interface circuits that adapt these device signals to the Isolated CPU Interface Board.

Monitor signals from the Correlator and Computer air conditioning systems and the ModComp computer's RS-232 signals are connected to M29 via the module's bin rear panel I/O connector. Drawing C13900W03 shows the M29's rear panel signal-pin assignments and drawing C13900W08 shows the connections to the computer and correlator air conditioning system and the ModComp computers.

M29 does not have command outputs but inputs five monitor discretes, two RS-232 serial holdoff signals from the control ModComp computers, and two analog monitor signals. The five monitor discretes are 24 volt level signals. The two RS-232 serial holdoff signals are single characters that are converted to monitor discretes. The two analog signals are AD590 temperature sensor outputs that monitor air temperature in the correlator and computer air conditioning systems. These two analog signals are converted to digital values and read out as monitor data.

One Isolated CPU Interface Board command port (IO3) is used to select the analog monitor mode and three other command ports (IO0, IO1 and IO2) are used to designate the multiplexer address for the M29's analog multiplexer-A/D converter. The analog multiplexer-A/D converter selects the analog signals and converts them to digital values that are parallel-input to the Isolated CPU Interface board. The multiplexer-A/D converter chip has an eight channel capacity; with modifications, the M29 could multiplex and convert an additional six analog signals.

The nature and variety of these monitor inputs make M29 a more complex and specialized module than the M26 and M27. M29 is the only module in the WYE Monitor system that performs analog signal

multiplexing and A/D conversion.

M29 functions as a sort of watch-dog timer in sensing the recurrent RS-232 level, hold-off signals from the two control ModComp computers; however, the ModComp computer reset is indirect in that it is commanded by the VLA telescope operator who is alerted to the loss of the hold-off signal by the VLA PC's Annunciator and Touch-Screen terminal.

In addition to the Isolated CPU Interface Board, M29's circuitry consists of the following functional groups: discretes monitor, RS-232 to discrete conversion, AD590 temperature sensor interface, analog mulitplexer-A/D converter, digital multiplexer to select either analog monitor data or discretes monitor data, and additional power supplies to service the analog functions. These functional groups are described below.

M29 functional drawings are listed below; for convenient reference, reduced-scale copies follow this text.

D13900P15 A13900Z03	WYE Monitor M29 Auxiliary Utility Module Assembly M29 Auxiliary Utility Module BOM
D13900S07	WYE Monitor M29 Auxiliary Utility Module Schematic Diagram
D13900P16	M29 Auxiliary Utility Isolated CPU Interface Board Assembly
C13900P17	M29 Auxiliary Utility Module Wire-Wrap Board Component Layout
A13900P18	M29 Auxiliary Utility Module Dip Header Assembly
c13900w03	M29 Auxiliary Utility Module Test Points Wiring Diagram
c13900w08	M29 Module Control Building HVAC Interface Wiring Diagram

Front Panel Test Point Connector

For convenience in locally checking the M29's interface signals, internal control discretes, and M29 power, M29 has a front panel test point connector J1 that is a 37 contact, "D" series socket connector. Note from the M29 module schematic drawing that a level-shifted version of all the device monitor interface signals are connected to this test point connector. The signal levels vary as a function of the signal type; the discretes monitor test point signals are TTL levels, the RS-232 test point signals are RS-232 levels, and the AD590 temperature test point signal levels are the outputs of the current-to-voltage conversion amplifiers. Drawing C13900W03 shows the contact-signal assignments.

M29 Isolated CPU Interface Board

The M29 uses Isolated CPU Interface Board D13900P16 — a later version than the D13900P02 used in M26 and M27. This board is functionally identical to the earlier board but has a larger heat sink on the LM7805KC +5 volt regulator because the M29 5 volt power load is larger than the other modules. The signal and power I/O connections are physically identical to the other board. Two NEC PS2501-4 input optoisolator chips are installed on ports IO8 through IO15. These chips have four optoisolators per package but are functionally identical to the NEC PS2501-1 optoisolators. Note from the schematic diagram that the monitor data input to these isolators is the output of the digital multiplexer described below.

M29 Command Interface Circuitry

M29 does not output command discretes but four command optoisolators (NEC PS2502-1) are installed in the Isolated CPU Interface Board ports P0.0 through P0.3. These optoisolators use 1 k Ω pullup resistors to VCC. Monitor optoisolators are not installed on these ports. As noted above, these four command ports do not control external device circuitry; they function as an analog/digital monitor readout selector discrete and an analog multiplexer address.

M29 Address Inputs

The M29 address line (Unit ID) inputs are encoded to enable the module's Isolated CPU Interface board to determine if the module is the target of a Command or Monitor Request messages. It also uses the encoded value in formatting Command or Monitor Acknowledge messages transmitted to the control PC. The M29 address line inputs are **active-high** and the code is formed by connecting the appropriate address line inputs to logic common (J1-FF) on the J1, the bin back-plane connector. The encoded value is the binary equivalent of the address code; M29's address code is 1. The bin contacts connected to ground are the complement of the address code. J1-DD is the LSB (2^o) and J1-z (2⁴) is the MSB. J-1AA (2⁵) is always connected to logic common in the address line ground string.

Discretes Monitor Interface Circuitry

Seven channels of discrete monitor signals are input through NEC PS2501-4 optoisolators installed on the logic connector board. Five of these signals are 24-volt level discretes from the computer and correlator handling systems and the other two are discretes from the two RS-232 interfaces, described below.

The seven outputs of the optoisolators are connected to seven inputs of a 74HC244 octal buffer chip (at location AA23) that is a part of the digital multiplexer. The digital multiplexer is described below.

Since the NEC PS2501-4 chips have four optoisolator channels, an additional channel is available in the chip at AA23. This spare channel is not shown on the schematic diagram, but its output transistor's collector is connected to pin 17 of the 74HC244 octal buffer in location AA23. The output transistor's emitter is connected to emitters of the seven other optoisolators in the circuit. The spare channel's LED anode and cathode are floating and with wiring modifications, they could be connected to another discrete monitor input.

The five 24-volt discretes consist of two types of circuits - voltage inputs and contact closure inputs. The voltage inputs are the CHILLER HOT, CHILLER COLD, and CONDENSER HOT signals. The contact closure inputs are the COMPUTER AIR and CORRELATOR AIR signals. In both types of circuits, a 10 k Ω series current limiting resistor limits the LED current to about 2.2 mA.

The voltage input ciruits use the +24 volt output of M28, which is connected to the input contacts of three NO contact pairs in the chiller-condenser circuitry. When a contact pair is closed, the +24 volt level is connected to the optoisolator LED anode through the 10 k Ω limiting resistor; this forces the optoisolator's transistor collector to a logic low or 1. (Remember that the Isolated CPU Interface Board's parallel inputs and outputs are active-low.) When the contacts are open, there is no current into the LED so the output transistor collector is a logic high or 0. Even though the optoisolator LED cathodes are connected to the 24 volt return, the three set of circuits are connected to the three voltage sources by three pairs of wires via the following P1 pins: P1-f/P1-j; P1-m/P1-p and P1-s/P1-u.

In the contact closure circuits, the optoisolator LED current source is +24 volts through the 10 k Ω current limiting resistors RP4C and RP4D. When either set of contacts is closed, current flows through the LED and makes the transistor collector a logic low or 1. When the contacts are open, no LED current flows so the transistor collector is high or a 0. The contact circuits are connected to the two AIR switches by two pairs of wires via P1 pins: P1-X/P1-Z and P1-b/P1-d.

The discretes signal functions are tabulated at the end of this section.

RS-232 Interface

The two RS-232 interface circuits consist of a polarity detector, optoisolator, and a digital delay circuit. The digital delay circuit outputs drive two monitor optoisolators (AA49 and AA47) described above.

This interface circuit functions in a manner similar to a watch-dog timer. If the holdoff signal recurs within the time-out period, the alarm is not set and the timer is reset to zero. If the holdoff disappears or exceeds the time-out period, the alarm is set. In this circuit, the time-out period is about 42 seconds.

The holdoff signal is a single serial character on the RS-232 lines from the computers. The holdoff character recurrence rate is about 9.6 seconds. The character may be any possible symbol; the interface circuit is not particular.

RS-232 signals are bipolar, swinging between negative and positive levels relative to the signal return line. In the quiescent period (MARK) between character transmissions, the signal is more negative than -3 volts. The first bit in a character is the Start bit which is more positive than +3 volts. Serial bit logic 0's are positive polarity and logic 1's are negative polarity. The RS-232 lines from the ModComps are active-positive only when the computers are outputting the holdoff character; otherwise they are quiescent-negative. See the serial byte format in Figure 14.

The RS-232 specifications require that the minimum receive threshold be ± 3 volts; the RS-232 interface must detect the holdoff character with a signal span as small as -3 to +3 volts.

From the above, it is clear that the RS-232 interface must respond to the \geq +3 volt Start bit and initiate a time-out period. If the Start bit does not reappear within the time-out period, an alarm level must be input to the associated monitor optoisolator.

Referring to the schematic diagram, the negative portions of the RS-232 signals are clipped. When the signal is negative, the input 1N4148 diode is forward biased and conducts a small current through the 10 k Ω limiting resistor. This limits the voltage across the optoisolator LED to about 0.6 volts. In this condition, the LED is back biased and does not conduct. The optoisolator output transistor is an emitterfollower circuit with a 10 k Ω emitter resistor. Since the LED does not conduct during negative inputs, the output transistor is cut off and the emitter is near ground. In this condition, the 4060 Reset input current is less than 20 μ A so the drop across the 10 k Ω emitter resistor is less than 200 mV, below the CMOS 4060 Reset input V_{IL}, +1.0 volts. The 4060 is reset when the input exceeds V_{IH}, about +3.5 volts; therefore, for negative RS-232 signal inputs, the 4060 is free to count the oscillator clock pulses.

If the RS-232 signal remains quiescent-negative, the 4060 Q12 stage goes high at 2048 counts of the oscillator signal; this forces the OSCIN pin high via the 1N4148 diode. The high on OSCIN disables the oscillator and stops the counter with Q12 static high. The Q12 high state (about +4.7 volts) drives the associated discretes monitor optoisolator LED through the 3.3 k Ω resistor. The LED current is about 4.5 mA.

When the RS-232 signal is positive, the 4060 Reset input is high, \geq +3.5 volts so the counter is reset to the zero state. When the signal reverts to the negative polarity, the oscillator starts and the counter advances from the zero state. If data bits in the holdoff character are also positive-polarity, they also reset the counter, which is not important. The Stop bit at the end of the character is negative; therefore the counter is free to count out the time-out count of 42 seconds.

The 4060 oscillator frequency is determined by the resistor connected to OSOUT1 and capacitor connected to OSOUT2. These are 47 K Ω and 0.22 μ F respectively, and the frequency is determined by f \approx 1/3RC. Using these nominal values, the calculated frequency is about 42 Hz. M29 bench tests show an oscillator frequency of about 49 Hz; the difference is probably the result of the use of wide tolerance components.

AD590 Interface

The two analog temperature signals input to M29 are the outputs of AD590 two-terminal, temperature transducers in the heat pump refrigeration system that cools the correlator and computers in the Control Building. One transducer measures the temperature of the warm water coming out of the water-cooled condenser heat exchanger on the hot side of the refrigeration system. The other measures the temperature of the chilled water on the cold side of the refrigeration system.

For supply voltages between +4 and +30 volts DC, the AD590 acts as a high impedance, constant current regulator passing $1\mu A/^{\circ}K$. During manufacture, the chip is trimmed to calibrate the transducer to 298.2 μA output at 298.2K (+25°C).

The AD590 is particularly useful in remote sensing applications because it is insensitive to voltage drops over long lines since it is a high impedance, low current device. Secondly, the AD590 dissipates very little power, $1.5 \text{ mW } @5V @ +25^{\circ}C$.

The AD590 interface circuits transform the AD590 currents to voltages and have gain and offset adjustments. The circuit is a simple inverting operational amplifier using the Precision Monolithics OP-15. The AD590 sinks current from the amplifier's summing junction (the minus input) to the -5V supply. This current is a linear function of the temperature sensed by the AD590. The OP-15 output, a positive voltage, feeds back a current to the summing junction so as to null the summing junction currents. The gain is determined by the feedback resistor 50 k Ω . This value requires that the output voltage change 50 mV in response to a 1 μ A change in the AD590's current (i.e. 50mV/50k $\Omega = 1 \mu$ A). Therefore the amplifier's scaling is 50 mV/°C. The amplifier's gain is trimmed by the 2 k Ω potentiometer and the 298.2 μ A offset current is trimmed by a current from the +5.120 volt supply through the 22.6 k Ω resistor and 1 k Ω trimming potentiometer. The AD590 interface circuit was designed to cover the -51.2° C to $+51.2^{\circ}$ C temperature range; the corresponding AD590 current change is 102.4 μ A. The AD590 interface circuit's gain and offset potentiometers are adjusted to make the amplifier's output voltage span 0 volts to +5.120 volts for this temperature range.

With the 50 k Ω feedback resistor, an AD590 current change of 102.4 μ A will produce a 5.120 volt change in the amplifier output, which is the input voltage range of the ADC0808. An offset current of 273.15 μ A will produce an amplifier output of +2.560 volts when the AD590 is passing a current of 273.15 μ A, which corresponds to a temperature of 0°C. The A/D's 8-bit output has 256 possible states and the amplifier's voltage span is 5.120 volts; therefore, the A/D's voltage resolution is 20 mV/LSB. +2.560 volts is the mid-point of the ADC0808 range. With this output, the feedback current is 51.2 μ A and the AD590 is sinking 273.15 μ A; therefore, the offset current must be 221.95 μ A. The offset current source is the +5.120 volt supply so the offset resistance must be 23068 Ω . When the gain and offset resistances are set to produce these values, the AD590 temperature range is -51.2°C to +51.2°C, which produces an ADC0808 output span of 0 to 256 counts straight binary code. The amplifier-A/D converter system temperature resolution is 102.4°/256 or 0.40°C/LSB.

The two temperature interface amplifier outputs are input to mulitplexer inputs INO and IN1 in the National Semiconductor ADC0808 multiplexer-A/D converter described below.

Section 2.14 describes the adjustment of the M29's AD590 interface circuit gain and offset potentiometers.

The 0.1 μ F capacitor across the feedback resistor reduces the gain of the amplifiers to quickly changing signals. Typically, this is normal-mode noise that might be induced in the long cable run to the AD590 temperature sensors.

For temperature stability, the OP-15's + inputs are connected to analog ground through a 16 k Ω resistor.

An AD590 data sheet is included in Section 5.

Analog Multiplexing and A/D Conversion

The two analog voltages from the AD590 Temperature Transducer Circuitry described above are converted to digital values for readout to the control PC via a Monitor Acknowledge message.

This circuitry consists of a National Semiconductor ADC0808, 8-bit A/D converter with an 8channel analog multiplexer, an Intersil 7555 clock, and an AMD PALCE22V10Z-25 (Programmable Array Logic) chip. The converter's analog multiplexer selects one of the temperature interface circuit outputs on multiplexer inputs IN0 or IN1 as a function of the PAL's 3-bit address output, MUX1, MUX2, and MUX4. The PAL generates sequencing terms that cause the A/D converter to convert the selected signal to a digital value. The PAL inputs are the 7555 clock, the A/D end of conversion signal, EOC, the analog/digital mode discrete, DISCRETE and the analog multiplexer address bits ANA1, ANA2 and ANA3 (described below). The PAL chip and the programmed logic functions are described below.

The PC control program determines the M29 data readout mode. Refer to the message format description in Section 2.2. Four command message argument bits determine the character of the data read

out by subsequent Monitor Acknowledge Messages; the bit states remain static in the port 0 outputs until changed by a new M29 command message. Bit A_3 (ANALOG*) in port P0.3 controls the analog/digital mode. If A_3 is low (1), the analog signal specified by the multiplexer address is selected for A/D conversion and readout. Conversely, if A_3 is high (0), the discretes monitor data is read out during the next Monitor Acknowledge Message. In this case, the state of the three multiplexer address bits have no significance.

Message argument bits A_0 , A_1 , and A_2 are the three analog multiplexer address bits stored in ports P0.0, P0.1 and P0.2. On the logic schematic drawing, the mode control and address outputs from the port's output optoisolators are designated P03*, P00*, P01*, and P02*, respectively.

Although the A/D converter could be made to operate continuously by connecting the EOC to the START input, in the M29 application the conversion sequence is controlled by state transitions in the control PAL. The PAL state transitions are described below. Briefly, an A/D conversion is triggered by a commanded transition to the analog mode from the discrete mode or when the multiplex address is changed while in the analog mode. After the conversion, the converted digital value remains in the converter's output latches. If the analog mode continues unchanged and the multiplex address is not changed, there are no additional conversions and this one converted value will continue to be read out by all subsequent Monitor Acknowledge messages. In the analog mode, a new commanded multiplex address will initiate a conversion and the resultant converted value will remain static in the converter's output latches until a new conversion is commanded.

The National Semiconductor ADC0808 is a CMOS analog multiplexer-A/D converter chip. It features an 8-channel single-ended multiplexer, 8-bit successive-approximation conversion, low temperature sensitivity, long term stability, and the absolute accuracy is $\pm \frac{1}{2}$ LSB at 25°C. External gain and zero adjustments are not required. The analog signal input range is 0 to +5.100 VDC, typical conversion time is 100 μ S with a 640 kHz clock; it is is typically powered by a single +5 volt volt supply, and power consumption is only 15 mW. An external clock is required — typically 640 kHz. The digital inputs and outputs are TTL-compatible, the multiplexer address and digital outputs are latched, and the digital data output is tri-state. Instead of the usual R/2R ladder network, the conversion uses a 256R network does not cause load variations on the reference voltage. The reference voltage applied to the 256R resistor ladder determines the voltage conversion range.

The multiplexer address is latched on the low-to-high transition of the Address Latch Enable (ALE). The successive approximation register is cleared on the rising edge of the Start Conversion signal (START) and the the conversion operation is initiated by the falling edge of START. The End of Conversion (EOC) is clocked low by START and goes high at the end of conversion. Section 5 includes a data sheet for the ADC0808.

The 7555 clock rate is calculated to be 68.6 kHZ using the 7555 data sheet timing formulas and the M29 7555 timing circuit values. The measured clock rate is about 57.8 kHz and frequency discrepancy is probably the result of component tolerances. Although the A/D converter and PAL are capable of operation at a much higher clock rate, the low clock rate was chosen to reduce A/D converter and PAL power consumption. This clock rate increases the conversion time to about 1000 μ S, which would be very long in typical data acquisition systems. The long conversion time is not a problem in the WYE Monitor system because the Auxiliary bus M29 polling rate is 2.7 seconds. The A/D converter reference voltage (REF+) is +5.120 volts from the precision +5.120 volt supply (described below). The converter's REF- input is connected to analog ground AGND. This +5.120 volts is connected across the converter's 256R ladder network and determines the converter's scaling. The converter output has 256 possible states; therefore, the converter's quantization is +5.120/256, 20 mV/LSB.

This reference voltage also powers the converter which can operate with a V_{cc} as high as +6.5 volts. The converter's VREF+ input is connected to +5.120 volts and the VREF- input is connected to analog ground AGND, which is the +/- 15 volt power supply's 0OUT terminal. See the M29 Power Supplies description below.

The A/D converter-AD590 interface circuit's span and resolution were described in the AD590 Interface description above.

The A/D's Output Enable (OE) is connected to V_{CC} so that the latched output data is always available.

The ADC0808 data sheet states that the converter can be made to be self-sequencing by connecting the EOC to the START input; the rising edge of EOC initiates the next conversion. It also states that if this self-sequencing mode is used, an external START pulse should be applied after power is applied to avoid potential logic lock-up. Since there is no external indication of lockup and this state could continue indefinitely, it would be impossible to correct the fault. For this reason the PAL is used as a control sequencer.

The PAL is a programmable digital state machine, and in this implementation, it is controlled by the states of: DISCRETE, the input multiplex address (/ANA1, /ANA2 and /ANA3), the PAL's output multiplex address (MUX1, MUX2 and MUX4), and the EOC (ADCE).

The PAL state equation's signal name notation differs from that used on the logic schematic. DISCRETE is the ANALOG* signal and the input multiplex address bits /ANA1, /ANA2 and /ANA3 are ANA1*, ANA2* and ANA4*, respectively.

Figure 18 is a simplified rendering of the logic circuitry implemented by the PAL. The AMD PALCE22V10Z-25 is a high speed CMOS programmable logic array (PAL) that can be programmed and erased. The PAL implements the Boolean sum of products and is a set of




Figure 18 M29 PAL Logic Implementation

programmable AND arrays that drive fixed OR arrays. The AND arrays are programmed to create custom product terms, while the OR array sums selected terms at the outputs. The product terms are connected to the fixed OR's with a varied distribution of 8 to 16 AND output to the 10 OR inputs. The OR sums feed an output macrocell. Each macrocell can be programmed as registered ("D" flip-flop) or combinatorial, and active high or low outputs. The PAL has 12 inputs and 10 output macrocells. Combinatorial or Registered outputs can be fed back to the AND arrays to enable the generation of sequential logic functions. Unused inputs are connected to ground or VCC. The "D" flip-flop is clocked on the low-to-high transistion of the clock input. This PAL can be asynchronously cleared and synchronously preset for initialization. Refer to the block diagram in the PAL data sheet in Section 5.

In the M29 application, six logic inputs are used to form seven registered outputs that control the A/D conversion and digital multiplexer steering. State transitions occur only on the rising (positive-going) edge of the CLOCK which sets or resets the register flip-flops. Since the registers are clocked, each state transition has the clock period delay. The PAL equations and the PAL state transition diagram show that these seven terms are static until changed by a new command from the control PC program.

Referring to Figure 18, the low-true A/D converter multiplex address bits ANA1*, ANA2* and ANA3* are programmed to registered, active-high MUX1, MUX2 and MUX4 for the A/D converter's address inputs. The digital/analog mode select term DISCRETE is programmed to produce two low-true, digital multiplexer control terms — /ADOE and /DIGOE. These outputs are also fed back into the PAL inputs. The digital multiplexer is described below. ADCE, the A/D converter's end-of-conversion output, indicates that the conversion has been completed and the data is available in the output latches.

The PAL outputs do the following: The rising edge of the ALE output clocks the A/D converter's multiplex address bits MUX1, MUX2, and MUX4 into the converter's address latches. The rising edge of the ADSTART output initiates the A/D conversion sequence. /DIGOE and /ADOE control the digital multiplexer.

The /DIGOE and /ADOE states are a function of the three address inputs, /ANA1, /ANA2 and /ANA4, DISCRETE, ADCE, and the /DIGOE and /ADOE feedback terms. See the PAL state and conditional equations below.

Although /ADOE and /DIGOE are in a sense complementary; when either is active-low, the other is inactive. These terms are active-low only when the associated data is to be asserted onto the Isolated CPU Interface Board IO8 through IO15 inputs. When /ADOE is low, the A/D converter's digital data drives the Isolated CPU Interface Board inputs IO8 through IO15. When /DIGOE is low, the discretesmonitor data drives IO8 through IO15.

Figure 19 (next page) is the PAL A/D converter state sequence diagram; the diagram shows all possible states and the transition paths between states. The upper line of text in each state is the state name and the lower line is the name of the associated signal that is activated upon entry to the state. The six states are: DIG_OUT, PRESTART, START_A/D, A/D_BEGIN_WAIT, A/D_END_WAIT, and AD_OUT. The rules for the transitions are described in the state transition description below. All transitions are initiated by the rising edge of CLOCK; it has been omitted from the diagram for simplicity.

Note that when DISCRETE is true (high), there are no transitions out of the DIG_OUT state. When DISCRETE becomes false (low), it forces a transition to the successive A/D conversion states ending in the AD_OUT state. The PAL remains in this state until changed by an analog mode command with a different multiplexer address; this initiates a new conversion sequence via the PRESTART state. When DISCRETE is commanded true, it forces a transition from any state to the DIG_OUT state.

ALE is output to the A/D to latch MUX1, MUX2 and MUX4 into the A/D address latches in the PRESTART state. The ADSTART signal is issued to the A/D converter in the START_AD state. Since the A/D conversion sequence is much larger than the CLOCK period, a wait condition is necessary. The BEGIN_WAIT state is the start of the wait period and the END WAIT state terminates the wait period when the ADCE becomes true.

State and condition equations use the following notation: "and", "then", "otherwise", "or else" and "XOR" are logical operators and "/" denotes the negation of the signal. Commas are used for readability and have no logical function.

Three Condition equations are also used in the state transition equations. The first one is:

016_0UT /OICOE OISCRETE DISCRETE OISCRETE PRESTART DISCRETE ALE DISCRETE START_RD ADSTART OISCREIE AD_BEGIN_WAIT ADCE AD_ENO_WAIT ADCE RDCE RD_OUT /ADDE NEW_ADDR /DISCRETE+/NEH_ADDR



NEW ADDRO = /DISCRETE and

/DIGOE, or else /DISCRETE and (MUX1 XOR ANA1), or else (MUX2 XOR ANA2), or else (MUX4 XOR ANA4). This equation forces the transition to the analog mode from the digital mode or forces a new conversion sequence if the address is changed. The second one is: $GO_CET = /DISCRETE$ and ADCE. The third is: $GO_CEF = /DISCRETE$ and /ADCE. The second and third condition equations are terms used in the state transition equations.

The state equations are:

Assert discrete bits to cpu: DIG_OUT: if /DISCRETE then PRESTART, otherwise DIG_OUT

Latch mux address in A/D: PRESTART: if DISCRETE then DIG_OUT, otherwise START_AD

Send START pulse to A/D: START_AD: if DISCRETE then DIG_OUT, otherwise AD_BEGIN_WAIT Wait for EOC to go false:

AD_BEGIN_WAIT: if DISCRETE then DIG_OUT, or else GO_CET, then AD_BEGIN_WAIT, or else GO_CEF, then AD_END_WAIT

Wait for EOC to go true:

AD_END_WAIT: if DISCRETE then DIG_OUT, or else GO_CEF, then A/D_END_WAIT, or else GO_CET, then AD_OUT

Assert A/D conversion value to Isolated CPU Interface ports: AD_OUT: if DISCRETE then DIG_OUT, or else NEW-ADDRO, then PRESTART, otherwise, AD_OUT

Note the correspondence of the state diagram to these equations.

A data sheet for the AMD PALCE22V10Z-25 PAL is included in Section 5.

7555 Clock

The Intersil 7555 is a CMOS version of the 555 timer with lower power dissipation, a higher maximum frequency, and much smaller supply current transients. The 7555 timing equations are identical to those for the 555; refer to the 7555 data sheet in Section 5. The clock frequency is determined by the timing parameters R_A (1 k Ω), R_B (10 k Ω) and C (1000 pF). The clock period T is given by: T = 0.693(R_A + 2 R_B)C, which is 14.5 μ S. The clock frequency is 68,700 Hz.

Digital Multiplexer

The digital multiplexer consists of two 8-bit, tri-state buffers that drive ports IO8 through IO15 on the Isolated CPU Interface Board. PAL output /DIGOE enables the discretes monitor data (described above) onto the Isolated CPU Interface ports IO8 through IO15 via the 74HCT244 (AA23) tri-state bus driver. PAL output /ADOE enables the converted analog value in the A/D converter output register onto these same ports via the 74HCT240 (AA12) tri-state bus drivers. When either term is low, the data on the buffer inputs is asserted on the output tri-state lines. These two signals are generated by the PAL and are, in a sense, logic complements; they were described above. Since the A/D converter output data is high-true, the discretes data are low-true, and the IO8, ... IO15 ports inputs are low-true, the A/D converter tri-state buffer is an inverting buffer, 74HCT240. Note that the discretes buffer (74HCT244) is a non-inverting buffer.

M29 Power Supplies

M29 has three additional power supplies that are required to support the analog and A/D converter functions. The bus driving-receiving supplies cannot be used because they are dedicated to bus line driving and receiving and must be kept isolated from the analog functions.

The module's power input is 12 volts DC from M28, the Power Supply/Battery Module. This powers a Burr-Brown HPR105 dual 15-volt, DC-DC converter that provides + and - 15 volt DC power

for the analog functions. This DC-DC converter was described in Section 2.8.

An LM7905 three-terminal, linear regulator that is powered by the -15 volts from the HPR105 provides a -5 volt current-sinking power for the AD590 temperature transducers described above. Since the AD590's operate with supply voltages between 4 and 30 volts without degradation of their performance, they are not sensitive to their excitation voltage. The LM7905's stability, line and load regulation are not significant factors in the AD590's function.

A precision +5.120 volt, DC power supply is used for the A/D converter's reference input, REF+. The +5.120 volt supply is also used for the converter's V_{CC} because REF+ cannot exceed V_{CC} . Similarly, REF- cannot be more negative than the converter's ground. However, REF+ and REF- can be symmetrically less than V_{CC} and greater than analog ground, respectively. Since the A/D converter is a CMOS chip and operates at a clock rate of 69 kHz, its power consumption is a few milli-Watts, a precision operational amplifier supply is used to supply both voltages. This prevents any possibility that the REF+ could exceed V_{CC} . The converter's V_{CC} supply can be as high as +6.5 volts.

This supply consists of an Analog Devices AD581 High Precision 10V IC reference, a voltage divider, and a Precision Monolithics OP-15 operational amplifier connected as a voltage follower. The AD581 is powered by +15 volts from the HPR105 power supply. The divider potentiometer provides a stable +5.120 voltage that is buffered by the OP-15 voltage follower. The 0.1 μ F capacitor on the potentiometer wiper is a noise filter.

The AD581 is a three-terminal, temperature-compensated, monolithic band-gap voltage reference that provides a precise 10.00 volt output from an unregulated input level from 12 to 30 volts. The AD581 (grade L) has an error tolerance of ± 5 mV and a voltage temperature coefficient of 5ppm/°C. The AD581's stability is enhanced by its constant load; the voltage follower buffers any load variations that the A/D might impose upon the AD581's output.


As mentioned above, this +5.120 volt level determines the converter's scaling; therefore it should be an accurate stable supply. If it were to drift, the resultant scaling change would not be detectable on the M29 output data. The supply's stability and accuracy are a function of the OP-15 and AD581 characteristics. The AD581's stability and accuracy were mentioned above. The OP-15's power supply rejection ratio is typically 15 μ V/V.

Int Bd Signal	Function	Signal Typ e	M29 Module I/O Pins & Levels	int BD Port State	Signal Function
1000 (C)*	ANA 1*	Mux Addr Bit	No Ext I/O	Low, 1 High, O	True Faise
1001 (C)	ANA2*	Mux ADDR Bit	No Ext I/O	Low, 1 High, O	True False
1002 (C)	ANA4*	Mux Addr Bit	No Ext I/O	Low, 1 High, O	True False

M29 Interface Signal Characteristics, Discretes Signals

1003	(C)	DISCRETE	Analog/Digital Mode Control	No Ext I/O	Low, 1 Kigh, O	Discretes Mode Analog Mode
1004	(M)	Not Used				
1005	(M)	Not Used				
1006	(M)	Not Used				
1007	(M)	Not Used				
1008	(M)	ModComp Line 1	RS-232 >±3 volts <±3 volts	P1-N & P1-R	Hi gh, O Low, 1	ModComp OK ModComp Crashed
1009	(M)	ModComp Line 2	RS-232 >±3 volts <±3 volts	P1-T & P1-V	High, O Low, 1	NodComp OK ModComp Crashed
1010	(M)	Computer Air	Switch Contacts Open Closed	P1-X & P1-Z	High, O Low, 1	Comp Air OK Comp Air Fault
1011	(M)	Correl Air	Switch Contacts Open Closed	P1-b & P1-d	High, O Low, 1	Correl Air OK Correl Air Fault
1012	(M)	Chiller Hot Switch	Fault Switch O volts 28 volts	P1-f & P1-j	High, O Low, 1	Chill Hot OK Chill Hot Bad
1013	(M)	Chiller Cold Switch	Fault Switch O volts 28 volts	P1-m & P1-p	High, O Low, 1	Chill Cold OK Chill Cold Bad
1014	(M)	Cond Hot Switch	Fault Switch O volts 28 volts	P1-s & P1-u	High, O Low, 1	Cond Hot OK ConD Hot Bad
1015	(M)	Not Used				

* C denotes a command function and M denotes a monitor function.



BILL OF MATERIAL NATIONAL RADIO ASTRONOMY OBSERVATORY

X ITEM #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL
21		AMP	610499-1		OTY.
22		H.H. SMITH	1411-4	PIN. CONNECTOR WW POST LUG. SOLDER #4	<u>.</u>
23		SOUTHOO	47-10-204-10	SCREW, CAPTIVE	2
24				SCREW, PAN HD. 35. 4-40UNC-2A x _25	19
25				SCREW, SOCK HEAD, SS, 4-40UNC-2A x .38	2
26				SCREW, FLT HD, SS, 6-32UNC-2A x .25	6
27				SCREW, FLT HD, SS, 6-32UNC-2A x .75	2
28				SCREW, PN HD. SS. 6-32UNC-2A x .75	2
29				SCREW, PN HD, SS, 6-32UNC-2A × 1.00	2
30				SCREW, SOCK HD, SS, 6-32UNC-2A × 1.00	2
31				WASHER, #4, LOCK	18
32				WASHER, #6, EXT. TOOTH	8
33				WASHER, #6, LOCK	2
34		ALPHA	7053	WIRE, WHT, #26 GA.	AP
35		ALPHA	7053	WIRE, BLK, #26 GA.	AE
36		ALPHA	7053	WIRE, RED, #26 GA.	AR
37		ALPHA	7053	WIRE, BLU, #26 GA.	AR
38		PANDUIT	TAIS8	TIE. ANCHOR	AR


BILL OF MATERIAL NATIONAL RADIO ASTRONOMY OBSERVATORY

X	ELECTRIC	L X MECHANICA B	OM # REV	DATE11-04-94 PAGE4	_0F_4_
ITEN #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL OTY.
39		DATACON	94V-0 OFYF6	BOARD, WIRE-WRAP	1
40		POLYTRON	TW1.8-2455	CONVERTER, DC-DC, 24 TO 5V	1
41					
42		NRAO	C13900AB08	SILKSCREEN, FRONT PANEL	
43		NRAO	D13900P15	ASSEMBLY, M29 MODULE	
44		NRAO	A13900P18	ASSEMBLY, DIP HEADER	
45		NRAO	D13900S07	SCHEMATIC, M29 MODULE	
46	<u></u> ,	NRAO	A13900W03	WIRING DIAGRAM, CONNECTOR	
47		NRAO	A13900203	BOM	
48					
49					
50					
51					
52					
53					
54					
55					
56					_
57					
58					
59					
60					

BILL OF MATERIAL NATIONAL RADIO ASTRONOMY OBSERVATORY

			-	<u>B</u> DATE <u>11-04-94</u> PAGE <u>2</u> DWG#	
SCHEM.	Г	B07 LOCATION WYE MON	QUA/SYS PREPRD BY	X K. TATE APPRVD BY A.	TOTAL
		· · · · · · · · · · · · · · · · · · ·			<u></u>
<u> </u>	<u>_</u>	13PAC	013052802	PANEL PEAR	<u> </u> :
2		NRAO	B13050M04		2
3		NRAD	B13050M16	PLATE, SIDE	2
4		NRAD	C13050M70-1	PULLER, MODULE	2
5		NRAC	C13720M15-1	SUPPORT, BOTTOM	1
6		NRAO	C1372CM15-2	SUPPORT, TOP	1
7		NRAO	C13720M17	SPACER, INSULATED RAIL	2
8		NRAO	C13720M49	PANEL, INSULATED SIDE	:
9		NRAO	C13900M04	PANEL, FRONT	1
10		NRAO	D13900P16	PCB, ISOLATED CPU INTERFACE	1
11		NRAO	C13900P17	CIRCUIT BOARD, WIRE-WRAP	1
12		NRAO	C13900P19	ASSY, PERFORATED COVER	1
13	RX			LED, YELLOW	1
14	тх			LED. GREEN	1
15		HEWLETT PACKARD	HLMP-0103	RING, LED MOUNTING	2
16	J1	AMPHENOL	17D-C37S-F179	CONNECTOR, 37-PIN D-SUB	1
17	Pl	AMP	201358-3	CONNECTOR, 50-PIN	:
18		АМР	202394-2	SHIELD, CONNECTOR	:
19		AMP	200833-4	PIN, GUIDE	2
20		AMP	203964-6	SOCKET, GUIDE	2

				R_VSDK5
2	BAL	Chemic Of	NOTION OF	0020369104
A	6-94			MINOR CORRECTIONS
8	11-94			ADDED ITEMS 39 AND 40
-	-			
······································				
			ove 3-94	
1 00050			owr 3-94	
A BOMA			омт 3-94	NEXT ASSY USED ON
			2257	
≨		NATIONAL HAURO ASTHONOMI OBBERVATORY		
			5	۲ 89



	DESCRIPTION	VALUE	MFG.	PART NO.
	DIP HEADER			
	(D-WO) < RESISTOR	3.3K, 1/4W, 5%	ALLEN-BRADLEY	RC07GF332J
5 g			PHILIPS	1N4148
1			PHILIPS	1N4148
61		3.3K, 1/4W, 5%	ALLEN-BRADLEY	RC07GF332J
A13900P18	MODULE: <u>M29 AUXILIARY UTH</u> BOARD LOCATION: <u>AC09</u>		-	
1				
v				
:				
09				
2				

SHOREACT	0CSONTRON		V MALE WYE MONITOR V ML M29 AUXILLARY UTILITY MODULE DIP HEADER ASSEMBLY	
	APPRIL BY	oute 5–93 0-43 0-43 5–93 0-93	MON	5
	DRAMIN BY		NATIONAL RADIO ASTRONOMY OBSERVATORY	
	DME		ATONAL R	
 	¥ر الار		A	

1					
		DESCRIPTION	VALUE	MFG.	PART NO.
	[DIP HEADER			
1					
	(Drwid) <	RESISTOR	22.6K,1/8W,1%	DALE	TRN55D2262F
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~				
	0~~0  <	TRIM POT	1K	BOURNS	3262W-102
	10mul <	TRIM POT	2K	BOURNS	3262W-202
88	0mm   <	RESISTOR	48.7K,1/8W,1%	DALE	RN55D4872F
Concert Concert		CAPACITOR	0.1uF		
, "		RESISTOR	16K. 1/8W. 5%	ALLEN-BRADLEY	RC07GF163J
A13900P18		E: <u>M29 AUXILIARY UTIL</u> LOCATION: <u>AC39,</u>		-	
\$1 <u>5</u>					
4					
번 수					
÷					
4 0r					


	DESCRIPTION		VALUE		MFG.	PART NO.	
	DIP HEADER						
	(DWD) < RESISTOR	10K,	1/4W.	5%	ALLEN-BRADLEY	RC07GF103J	
39	DVVI CRESISTOR	10K,	1/4W.	5%	ALLEN-BRADLEY	RC07GF103J	
78 1		10K,	1/4W,	5%	ALLEN-BRADLEY	RC07GF103J	
		L			l		
A13900P18							
0P18	MODULE: M29 AUXILIARY UTILI	TY			_		
	BOARD LOCATION: AC35				-		
Ă							
4							
9							
00							
2							
브							

	DESCRIPTION	VALUE	MFG.	PART NO.
	DIP HEADER			
	J		- <b> </b>	
	VOLTAGE REFERENCE	10.000V	ANALOG DEVICES	AD581LH
0000		4.99K,1/8W,1%	DALE	RN55D4991F
	5			
0,000		500 OHM	BOURNS	3260W-1-50
0000		5.11K,1/8w,1%	DALE	RN55D5111F
□+□		0.1uF		
	ULE: <u>M29 AUXILIARY UTI</u>		_	
	ULE: <u>M29 AUXILIARY UT</u> RD LOCATION: <u>AG20</u>		-	
			-	
			-	
			- -	
			- -	
			_ _	
			- - -	


	DESCRIPTION	VALUE	MFG.	PART NO.	
<u></u>		VALUE	Mr.G.	PART NU.	
	DII HEADEN				
	ESISTOR	8.2K. 18W. 5%	ALLEN-BRADLEY	RC07GF822J	
DMO < RE	ESISTOR	10K, 1/4W, 5%	ALLEN-BRADLEY	RC07GF103J	
	ODE		PHILIPS	1N4148	
	ESISTOR	10K, 1/4W, 5%	ALLEN-BRADLEY	RC07GF103J	
			-		
		DIP HEADER DIP HEADER RESISTOR D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0 D-4-0	DIP HEADER           D ² W ² 0         RESISTOR         8.2K, 18W, 5%           D ² W ² 0         RESISTOR         47K, 1/8W, 5%           D ² W ² 0         RESISTOR         47K, 1/8W, 5%           D ² W ² 0         RESISTOR         10K, 1/4W, 5%           D ² W ² 0         RESISTOR         10K, 1/4W, 5%           D ² W ² 0         RESISTOR         10K, 1/4W, 5%	DIP HEADER         DIP HEADER         DIP HEADER         RESISTOR       8.2K, 18W, 5%         ALLEN-BRADLEY         RESISTOR       47K, 1/8W, 5%         D-H-D       CAPACITOR         CAPACITOR       .22uF         D-H-O       PHILIPS         D-H-O       DIDDE         D-H-O       PHILIPS         D-H-O       RESISTOR         D-H-O       DIDDE         D-H-O       PHILIPS         D-H-O       DIDDE         D-H-O       PHILIPS         D-H-O       PHILIPS         D-H-O       DIDDE         D-H-O       PHILIPS         MODULE:       M29 AUXILIARY UTILITY	DIP HEADER         DAW20       RESISTOR       8.2K, 18W, 5%       ALLEN-BRADLEY       RC07GF822J         DAW20       RESISTOR       47K, 1/8W, 5%       ALLEN-BRADLEY       RC07GF473J         D-H=0       CAPACITOR       .22uF

	DESCRIPTION	VALUE	MFG.	PART_NO.
	DIP HEADER			
$ \ge $				
0 <b>-</b> +i⊢		10uF, 16V TANT	SPRAGUE	
<b>D</b> 1  -		01.uF		
0				
0	0 < VOLTAGE REGULATOR	5V	NATIONAL	LM79M05CP
0	ا م			
0.				
	DULE: M29 AUXILIARY UTIL	וזץ	-	
BC	ARD LOCATION: AG43		_	


		DESCRIPTION	VALUE	MFG.	PART NO.
		DIP HEADER	· · · · · ·		
	10-10-10-10-10-10-10-10-10-10-10-10-10-1	RESISTOR	10,1/8W,5%	ALLEN-BRADLEY	RC07GF100J
		CAPACITOR	10uF,35V TANT	MALLORY	TDC-106K035NSF
		CAPACITOR	0.1uF		
	CHHO <	CAPACITOR	10uF,35V TANT	MALLORY	TDC-106K035NSF
1	00000	RESISTOR	1K,1/8W,5%	ALLEN-BRADLEY	RC07GF102J
		CAPACITOR	10uF,35V TANT	MALLORY	TDC-106K035NSF
AD SHARE	0~~0 <	RESISTOR	10K,1/8W,5%	ALLEN-BRADLEY	RC07GF103J
1	0,1,0	CAPACITOR	1000pF	MALLORY	CK05BX102K
A1 3900P18		E: <u>M29 AUXILIARY UTIL</u> D LOCATION: <u>AG34</u>	ITY		
¥.					
8					
4					
9					
8					
R 1		·····			



			1	1
DRAWN	BY /	APPRVD BY	DESCRIPTION	
•		·		
ON	PIN	FUNCTIO	N 1	
	đ	CORRELATOR		
	e f	CHILLER HOT		
	h			
1	j k	CHILLER HOT	<u>-</u>	
	m	CHILLER COL	D+	
	n P	CHILLER COL	D-	
	r r			
MP+ +	• t	CONDENSER	HOT+	
T MP-	U	CONDENSER	HOT-	
- R TEMP+	v w			
+	×			
R TEMP-	У	ID4		
	2 M	104		
AIR+	BB CC	ID2 ID3		
AIR-	DD	100		
	EE FF	ID 1 ID GND		
R AIR+	нн		2	
	-			
				B
	Ρ	1		
			NATIONAL RADIO	1
YE MO	DNIT	OR	ASTRONOMY OBSERVATORY	
ALIXII	IAR	Y UTILITY	SOCORRO, NEW MEXICO 87801	
ULE C	ONN	NECTOR	DESIGNED BY DATE	-
POIN		AM	APPROVED BY DATE 3-94	-
		C13900W		]




			1			-
DRAWN BY	APPRVD B	Y	DES	CRIPTION		D
						С
7555 MAX69 OP15F PALCE22 CD74HC PS25C PS25C SP74H	308CCN 95EPE 7P V10Z-25PC T4060E 01-4	CON CLOC WATC AMPLII PAL, COUM OPTC OPTC OPTC	ERTER HDOG, FIER, OP CONTF NTER DISOLAT DISOLAT BUFFER/	A/D ERATION ROL	1 1 AL 3 2 2 /ER 1	B
4310R- 4310R- TVA 1 R PART 2 MONIT AUXILIAR Y MODUI -WRAP E ONENT L	-101-103 -101-102 308 NUMBER OR Y LE BOARD	RESIS RESIS LED, CAPAC BOAF	STOR F STOR F RED ITOR, 50 DESCR NATI AS SOCORRE DRAWN BY DESIGNED	PACK, PACK, Duf/50V RE-WR/ IPTION ONAL STRONG SERVA D, NEW ME	10K 3 1K 1 1 AP 1 RADIO OMY	



							F	-1
								с
	1					X. 55.		
╉					WASHE	R. LOCK #4	$\frac{1}{1}$	
					SCREW,	FLAT HEAD, SS,	1	
	JP1-JP2					WIRE WRAP	55	
_					SOCK	<u>ET, 40-Pin</u> ET, 8-Pin	$\left  \begin{array}{c} 1 \\ 1 \end{array} \right $	
					SOCK		10	
	Z1	TECCO		P1602	SURG	E SUPPRESSOR	1	
	Y1	ECS				L, 11.0592 MHZ	1	
	Ûŷ	NATIO		LM7805KC		GE REGULATOR	1	
_	U8		BROWN	HPR105		C CONVERTER		
_	U7	MAXIN		MAX695 74HCT32		6-PIN 4-PIN	1	
	<u>U6</u>	SIGNE		0P15		-PIN	1	
	U4 U2	SIGNE	TICS	74HCT00		4-PIN	ti	
	U1	INTEL				0-PIN	1	в
_	SI			SW DIP-8	SWITC	н	1	Ы
	R14					TOR, 10	1	
	R13					TOR, 150	1	
	R8-R9				RESIS		2	
	R6-R7				RESIS		2	
	R3-R5				RESIS		3	
	R1-R2 RV1-RV3	DANA	SONIC	ZNR 10K680		TOR, 51K		
	RP2-RP3			RP10A1K		TOR PACK, 1K	2	
	RP1	<u> </u>		RP10A10K		TOR PACK, 10		
	OPTO3-OPTO6	NEC		PS2502-1	OPTO	ISOLATOR	4	<b></b>
	OPTO2	PMI		OP15		ISOLATOR	1	1
	0PT01 0PT07 0PT08	NEC		PS2501-4	OPTO	ISOLATOR	3	
	D4			1N4007	DIOD		1	4
	D2	<u> </u>		1N914	DIOD	<u> </u>	1	
_	D1, D3	<u> </u>				CITOR, 0.1uf	4	1 1
_	<u>C5–C8</u> C3, C4					CITOR, 0.10r	2	
	C1. C2	t				CITOR, 33pf	2	1
		NRAC	>	B13720M25		SINK	1	]
		NRAC	)	D13900AB03	CIRC	UIT BOARD	1	]
NO.	REF. DES.	MAN	UFACTURER	PART NUMBER		DESCRIPTION	QTY	A
	HERWISE SPEC		v			NATIONAL RA		
			X WYE	MONITOR		ASTRONOM		
			<u> </u>			OBSERVATO		
Canada (J.			M29			DRAWN BY	-94	1
<b>L</b> :				RY UTILITY		DESIGNED BY	ATE	1
				d CPU CE BOARD AS	SY	APPROVED BY	-92 ATE	1
							<b>-94</b> E 2/1	1
			SHEET 1 OF	I NUMBER D1390	WP16		2/1	L L
				±				

2		1			1		
REV	DATE	DRAWN BY	APPRVD BY		DESCRIP	TION	]
•	5-94			CHGD	PS2501-1	TO OP15	
	1						]



#### 2.12 M28 Power Supply/Battery Module

M28 is a dual-voltage, DC power supply with backup batteries that is used to power the M27 and M29 modules. In normal operation, the power supply provides DC power to the M27 and M29 modules and maintains a charge on the batteries. In the event of an AC power failure, the batteries provide operating power to the M27's and M29.

The Panasonic LCR 12V1.3P batteries are lead-acid, have a long service life, are maintenance free, do not generate corrosive gases during normal use, are sealed and guaranteed not to leak, and can be used in any physical orientation.

The M28 drawings are listed below; for convenient reference, reduced-scale copies are found at the end of this text.


D13900P08	WYE	Monitor M28 Power Supply/Battery Module Assembly
C13900S10	M28	Power Supply/Battery Schematic Diagram
A13900202	M28	Power Supply/Battery Module BOM

Refer to the schematic diagram. The M2^a uses two Lambda VS10-15 switching power supplies cascade-connected to provide both 27 and 13.5 volt DC outputs. The 13.5 volt and 27 volt outputs have a common return. The 13.5 volt output powers the M27 and M29 modules and the 27 volt output is used to power DC relays in the M27 and remote equipment. 1N4007 diodes on the output of the power supplies isolate the batteries from the power supplies when the AC power is off. Internal 1 ampere fuses prevent damage to the power supplies in the event of a short-failure of the batteries.

A front panel LED indicates the presence of the 27 volt output and two front panel test jacks permit measurement of the 27 volt output.


The Lambda VS10-15 output current capacity is 0.7 Amps at an output voltage of 15 volts. The DC output may be adjusted over 10 to 15 volts by an output voltage adjustment potentiometer; this is set to 13.7 VDC for M28. AC input and DC outputs are connected via Molex-type connectors. Line and load regulation are 0.4% and 0.8%, respectively. Peak-to-peak ripple and noise is rated at 150 mV. The output has current limit and overvoltage protection. Typical efficiency is 72%. Isolation of the DC outputs is 500 volts to frame ground. The power supplies are mounted on a metal component plate which serves as a heat sink. A VS10 power supply data sheet is included in Section 5.

The Panasonic LCR 12V1.3P has a 12 volt output and a 1.3 ampere-hour capacity. In the event of loss of AC power, the M28 will power one M29 for 3.5 hours, two M27s for 5.0 hours, and three M27s for 3.3 hours. These values are based upon measurements of power demand and take into account the transmission duty cyle of the M27 and M29 modules on the Auxiliary bus and a 60% discharge limit for the batteries. Refer to the Panasonic battery data sheets in Section 5. Note that the batterie's Cyclic life vs Depth of Discharge curves show a marked reduction in cycle life as the depth of discharge increases. A 60% discharge depth was chosen for these operating time calculations. While it is obviously difficult to set strict M28 battery check guidelines, maintenance personnel should periodically check the M28 batteries.



### BILL OF MATERIAL NATIONAL RADIO ASTRONOMY OBSERVATORY

MODULE	<u>M28</u>	NAME POWER SUPPLY/BATTERY	DWG#	DATE PAGE2 DWG#	
SCHEM.	DWG# <u>C1390(</u>	DS10 LOCATION WYE MON	QUA/SYS PREPRD BY	K. TATE APPRVD BY N. /	TENCIO
ITEM #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOT# QTY
1		NRAO	C13900M05	PANEL, FRONT	1
2		NRAO	С13900М09	PANEL, REAR	1
3		NRAO	C13050M04	GUIDE	4
4		NRAO	C13720M15-2	SUPPORT, TOP	1
5		NRAO	C13720M15+1	SUPPORT, BOTTOM	1
6		NRAO	B13050M23	SUPPORT, RIGHT SIDE	2
7		NRAO	C13720M17	SPACER, INSULATED RAIL	2
8		NRAO	B13050M18	PLATE, SIDE	2
9		NRAO	C13050M22-2	COVER, PERFORATED	2
10		NRAO	B13900M10	SPACER	4
11		NRAO	C13050M70	KNOB, MODULE PULLER	2
12		NRAO	C13900M11-1	PLATE, NOUNTING	2
13		NRAO	C13900M11-2	PLATE, MOUNTING	2
14				LED, GREEN	1
15		HEWLETT PACKARD	HLMP-0103	RING, LED MOUNTING	1
16				JACK, NEG	1
17				JACK, POS	1
18		AMP	201357-3	CONNECTOR, 37-PIN	1
19		AMP	202394-2	SHIELD, CONNECTOR	1
20		AMP	200833-4	PIN, GUIDE	2




### BILL OF MATERIAL NATIONAL RADIO ASTRONOMY OBSERVATORY

<u> </u>	ELECTRIC	AL X MECHANICAL BOM	# A13900202 REV	DATE 6-17-93 PAGE 4	.0F <u>4</u>
ITEM #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL QTY.
38				WASHER, EXT. TOOTH, #6	16
39				WASHER, SPLIT RING LOCK, #6	2
40				LUG	4
41		Т&В		WRAP, TIE	6
42				STANDOFF, 4-40UNC-2B x .50	4
43		ALPHA	7053	WIRE, RED #26 GA.	AR
44		ALPHA	7053	WIRE, BLK #26 GA.	AR
45		ALPHA	7055	WIRE, WHT #22 GA.	AR
46		ALPHA	7055	WIRE, RED #22 GA.	AR
47		ALPHA	7055	WIRE, BLK #22 CA.	AR
48		ALPHA	7055	WIRE, GRN #22 GA.	AR
49		ALPHA	7055	WIRE, GRY #22 GA.	AR
50		NRAO	D13900AB09	SILKSCREEN, FRONT PANEL	•••
51		NRAO	D13900P08	ASSEMBLY, M28 MODULE	
52		NRAO	C13900S10	SCHEMATIC, M28 MODULE	
53		NRAO	A13900Z02	BOM	
54		······································			
55		· · · · · · · · · · · · · · · · · · ·			
56					
57					
58					
59					

#### BILL OF MATERIAL NATIONAL RADIO ASTRONOMY OBSERVATORY

<u>X</u> ELECTRICAL <u>X</u> MECHANICAL BOM # <u>A13900202</u> REV <u>DATE 6-17-93</u> PACE <u>3</u> OF 4						
ITEM #	REF DES	MANUFACTURER	PART NUMBER	DESCRIPTION	TOTAL. QTY.	
21		АМР	203964.6	SOCKET, GUIDE	2	
22		AMPHENOL	MS3102A-145-01P	CONNECTOR	1	
23		LITTLEFUSE	344125	FUSE, 20A, 125V	1	
24	·			FUSE, 1A, 125V	2	
25		NEMIC LAMBDA	SCB032A	SUPPLY, POWER	2	
26		PANASONIC	LCR12V1.3P	BATTERY, RECHARGABLE	2	
27		SOUTCHO	47-10-204-10	SCREW, CAPTIVE	3	
28				SCREW, PAN HD, SS, 4-40UNC-2A x 25	18	
29				SCREW, SOCKET HD, SS, 4-40UNC-2A x .38	4	
30				SCREW, FLAT HD, SS, 6-32UNC-2A x .25	12	
31				SCREW, FLAT HD, SS, 6-32UNC-2A x .38, HP GREY	2	
32				SCREW, FLAT HD, SS, 6-32UNC-2A x .75	2	
33				SCREW, PAN HD, SS 6-32UNC-2A x 25	8	
34				SCREW, PAN HD, SS, 6-32UNC-2A x 75	4	
35				SCREW, PAN, SS, 6-32UNC-2A x .88	4	
36				SCREW, SOCKET HD. SS. 6-32UNC-2A x .38	2	
37				WASHER, LOCK, #4	4	



1 DATE DRAWN BY APPRV'D BY 6-92 R	DESCRIPTION CHOVED OND FROM B	NTTERY
		D
F		
		С
۰ <b>L</b>		В
	NATIONAL	
WYE MONITOR	DRAVN BY	
TTERY MODULE HEMATIC DIAGRAM	APPRCIVED BY	BATE -
		<b>_</b>

### 2.13 WYE-COMM Cable System

Four drawings describe the WYE-COMM system 25-pair cable routing, termination and signal assignments. These are: D13900B02, D13900B03, D13900B04 and D13900B05 — for the West, North, East Arms and Auxiliary cables, respectively. For convenience, reduced-scale copies of these drawings follow the text. The cable characteristics are specified by NRAO specification 91S00137, dated 25 September, 1977. The WYE Monitor system bus signals are distributed on these cables.


The implementation of the WYE Monitor system made five previous antenna-related cable functions obsolete which released many pairs of lines for other service. These obsolete functions are: NCP Reset, Emergency Stop, Antenna Stow Monitor, ACU Reset and Fire Alarm; therefore, they are not described in this manual. The Executone voice-communication equipment distributed on the WYE-COMM cables remains in service as the principal antenna-control room voice communication system. The Power Loss Alarm circuitry is also still in service.


During the WYE Monitor system implementation, the condition of the pairs formerly used for the above five functions were measured to determine line-to-line: DC and AC noise levels, resistance and capacitance. The DC and AC noise levels, resistance and capacitance to earth ground were not measured. The pairs selected for WYE Monitor signal distribution were based upon these measurements. The measurements were made at the control cable room punch-down terminal blocks except where noted. For documentation purposes, the measurement data are tabulated below.


DATE	00		<b>D</b>	•	201012101
PAIR	DC mV	AC mV	Resistance	Capacitance	CONDITION
	111A	ma	Ω	μF	
BLU/WHT	350	190	open	1.16	ОК
BLU/RED	12	20	open	1.17	OK
ORG/RED	60	16	open	1.17	ОК
GRN/RED	1500	2	open	1.16	OK
BRN/RED	3300	1200	?	1.8 - 2.1?	Bad line, 180 Hz noise
SLATE/RED	70	250	open	1.17	•
BLU/BLK	260	140	open	1.16	
ORG/BLK	150	2	open	1.17	
GRN/BLK	230	180	30 MΩ?	1.17 - 1.20	
BRN/BLK	60	2	open	1.15	
SLATE/BLK	60	540	open	0.27	
GRN/YEL	-	-	•	•	Used for WYE Monitor bus
BRN/YEL	2700	15	open	1.08	
SLATE/YEL	550	55	open	1.15	
SLATE/VIO	5500	1500	≈1mΩ	1.7 - 2.0?	Bad line, 180 Hz noise
North Arm Cat	ole, 3/18, 1993	;			
BLU/WHT	-	-	•	1.07	
BLU/RED	•	•	-	1.06	
ORG/RED	10	≈1.9	open	1.06	
GRN/RED	28	≈2.0	open	1.07	
BRN/RED	60	≈2.0	open	1.06	
SLATE/RED	10	20	open	1.42	
BLU/BLK	3	<2	open	1.06	
ORG/BLK	20	<2	open	1.07	
GRN/BLK	11	<2	open	1.07	
BRN/BLK	<10	<2	open	1.06	
SLATE/BLK	20	<2	open	1.07	


West Arm Cable, 5/19/93

	GRN/YEL SLATE/YEL SLATE/VIO	<10 40 200 to 500	>150 >130 900	open open? open	1.06 0.4 1.4	Noisy Noisy Noisy
BLU/RED         5500         500         open         1.8 - 2.0           ORG/RED         150         <2	East Arm Cabl	.e, 5/18/93				
SLATE/VIO 5 35 open 1.07	BLU/RED ORG/RED GRN/RED BLN/RED SLATE/RED BLU/BLK ORG/BLK GRN/BLK BRN/BLK SLATE/BLK GRN/YEL SLATE/YEL SLATE/YEL SLATE/YEL	5500 150 300 270 20 1300 <10 2 10 10 10 <10 - 60 5	500 <2 <2 <2 <2 <2 <2 <2 <2 <2 <2 <2 <2 <2	open open open open open open open open	1.8 - 2.0 1.17 1.17 1.16 1.17 1.15 1.16 1.17 1.15 1.17 0.08 - 0.10 - 1.15 1.07	Used for WYE Monitor bus At AE9, WYE Monitor bus









# 2.14 Module Alignment

# **PC Interface Bin Modules**

The most appropriate environment for testing the PC Interface Bin modules is a PC that is executing the control program and an off-line PC Interface bin equipped with the PC Transceiver, Watch-Dog Timer and Bin Power Supply Module. The modules can also be individually bench-tested with suitable test conditions.

# PC Transceiver Module

The PC transceiver should be tested with an RS-232 level serial data stream using the WYECOM Cable Simulator C13900P03 for a load. The RS-232 data stream need not be formatted messages but must have a 300 Hz baud rate. The Transceiver output signal is 60 volts, p-p and the signal at the end of the load (AW9+ and AW9- terminals) should be an almost linear sawtooth signal with about a 37 volt, p-p amplitude. The signal character and amplitude should be measured using a two-channel oscilloscope in the differential mode.

# Watch-Dog Timer Module

The Watch-Dog Timer module is typically tested in the PC Interface Bin with the PC turned off. The LEDs and audible alarm indicate the Watch-Dog Timer's response to the missing PC holdoff signal.

# **Bin Power Supply Module**

The Bin Power Supply Module should be tested at full output power; the module's Lambda LVS-44-12-B power supply should provide 2.1 amperes at 12 volts DC, at an operating temperature of 25°C. After testing at full load, a test load that exceeds this current rating should be applied to the module to verify proper operation of the overload protection circuitry.

### Control Interface Modules M26, M27 and M29

The control interface modules test environment consists of a WYE Monitor Bus Message Handler and a Device Interface Simulator. The WYE Monitor Bus Message Handler generates Command and Monitor Data Request messages and receives Command Acknowledge and Monitor Acknowledge messages. The Device Interface Simulator simulates the control and monitor interfaces of the devices serviced by M26, M27 and M29.

The M28 Power Supply/Battery Module is not tested by the Device Interface Simulator; it must be tested independently.

At present there are two sets of bus-driving test environments to test these modules: the AOC WYE Monitor Development System and the portable WYE Monitor Bus Message Handler D13900S11, described below.

The WYE Monitor Bus Message Handler D13900S11 is a portable test unit that generates Command and Monitor Request messages and displays Command Acknowledge and Monitor Acknowledge messages. This unit simulates the operation of the Control PC and can be used at any bus node. All possible stimulus address and message arguments can be generated and all possible response message address and message arguments can be displayed. It can generate either Command or Monitor Request messages or passively monitor and display a bus line's activity by not outputting Command or Monitor Request message. It can perform either single-cycle (output a single request message and display the response message) or operate continuously. It can also act as the bus Master or a Slave unit. Examination of the schematic diagram shows that the command discretes states are set by toggle switches and monitor states are displayed by discrete LEDs. A thumbwheel switch defines the stimulus message address is displayed on a numeric display. Four control switches determine the operating modes. This test unit contains line driving and receiving circuitry identical to that contained in the control interfaces.

Setting a toggle switch in the up position causes the corresponding Command or Monitor Request message argument bits to be a 1. This commands the corresponding port bit in the receiving module's (M26, M27 or M29) Isolated CPU Interface Board to be active low - the 1 state. The monitor data bits of the received Command and Monitor Acknowledge messages are similarly displayed on the display LEDs. A 1 in the message, corresponding to a low-true input on the Isolated CPU Interface Board port, lights the associated LED. Since the address is displayed in a two-digit decimal format, there is no ambiguity of interpretation of address bits sense. For convenience, a reduced-scale copy of D13900S11 follows this text.

The Device Interface Simulator D13900S13 is a bench test unit used to test and align M26, M27 and M29. This unit has three 50 pin AMP connectors that are cabled to M26, M27 or M29. Three bus input ports route the bus line to the module type under test. Three dedicated sets of address toggle switches define the address of the module under test. Three dedicated sets of toggle switches define the monitor data discretes states and dedicated discrete LED's indicate the command states. Toggle switches and LED's are only provided for implemented command/monitor functions; switches and/or LED's for unimplemented functions are not provided. For example, M26 has four unimplemented Port 0 funcions; the circuitry for these functions cannot be implemented in the tester since it is not defined in M26. Frontpanel test jacks permit measurement of the test unit's power supply voltages.

The Device Interface Simulator contains the power supplies required for M26, M27 and M29. They consist of a 24 volt psuedo-battery, a 28 volt relay supply, a 13.6 volt psuedo-battery, a +5 volts supply, a -10.000 volt supply and a  $\pm 15$  volt power supply. The -10.000 volt supply is powered by the +5 volt supply.

The Device Interface Simulator contains two additional test stimulus features required by M29: two periodic psuedo-RS-232 signals to test the M29 watch-dog circuitry and current sources that simulate the AD590 currents at 0°C and 40°C temperatures. Port 1.0 and 1.1 toggle switches control the psuedo-RS-232 signals; the switches permit the psuedo-RS-232 to be periodically output or inhibited.

Note from the schematic diagram that the bus communications jacks on the simulator rear panel each have a circuit interrupt switch wired into the bus signal circuitry. If the WYE Monitor Message Handler is plugged into J5, J6 and J7 are also connected to this message handler so that M27 and M29 also receive the same signals. If, for example, this message handler is plugged into J6, J7 will also be driven by the message handler but J5 is disconnected. In this case, the WYE Monitor Development System could be connected to J5 and independently drive an M26. Similarly, if the message handler is connected to J7, M26 and M27 could be independently driven by the development system.

Since a detailed description of this unit is beyond the scope of this manual, it is not described but for convenience, a reduced-scale copy of the schematic diagram, D13900S13 follows this text.

The test environment should also have provisions to simulate the loading imposed by a WYE COM system cable pair. The WYECOM Cable Simulator Assembly C13900P03 can be used for this purpose.

When the WYE Monitor Message Handler is used to test M29, the user should remember that M29's output can be either discretes or a converted analog value; however, reference to the M29 schematics and the M29 description of Section 2.12 should enable all M29 modes and states to be evaluated.

Since a detailed description of this message handler is beyond the scope of this manual, refer to the schematic diagram and the unit's 87C51 firmware for details on this unit's operation.

The description above is focused upon the WYE Monitor bus environment.

### M26 Antenna Interface Module

Since the Device Interface Simulator interface circuitry simulates the antenna systems, the first M26 test should exercise the M26 message address-detection function. This test would verify that the M26's address circuitry responds properly to all possible address states set into the WYE Monitor Bus message handler and does not spuriously respond when it is not addressed. The address is set by M26-peculiar toggle switches on the Device Interface Simulator.

Note that unless special M26 jumpering, etc. is done or an ACU Fault Board is connected to M26 (with appropriate voltage and logic state inputs), an ACU fault state should be read out.

The discretes monitor states set by the toggle switches should be displayed on the WYE Monitor Bus Message Handler's monitor data display.

Secondly, the three M26 commands should turn on and off the associated control state indicator LED's.

# M27 Auxiliary Module

Since the Device Interface Simulator interface circuitry simulates the computer-correlator UPS's and the generator system interfaces, the first M27 test should exercise the M27 message address-detection function. This test verifies that the M27's address circuitry responds properly to all possible address states set into the WYE Monitor Bus message handler and M27 does not spuriously respond when it is not addressed. The address is set by M27-peculiar toggle switches on the Device Interface Simulator.

Since M27's monitor and monitor interfaces are simple and uniform, the monitor states set in the toggle switches should be displayed on the WYE Monitor Bus Message Handler's discretes display.

Similarly, the two M27 commands should turn on and off the command display LEDs.

# M29 Auxiliary Utility Module

M29 is a more complicated module; both the discretes monitor data mode and the analog monitor data modes must be tested. M29 does not perform command functions. Refer to the M29 description in Section 2.11.

Since the Device Interface Simulator interface circuitry simulates the Control Building systems, the first M29 test should exercise the M29 message address-detection function. This test would verify that the M29's address circuitry responds properly to all possible address states set into the WYE Monitor Bus Message Handler and does not spuriously respond when it is not addressed. The address is set by M29-peculiar toggle switches on the Device Interface Simulator.

After the address tests are performed, the discretes monitor data mode should be tested first. Command bit 03 (P03) should be set to a 0; this selects the discretes monitor mode. Next, the Port 0 and Port 1 toggle switches should be exercised. The switch states should be displayed on the WYE Monitor Bus Message Handler discretes display. Note from the Device Interface Simulator schematic that this test also exercises the M29's RS-232 interface circuitry.

After verification of the discretes monitor circuitry, the AD590 interface circuitry should be aligned. This should be done before the analog data readout tests to permit verification of the converted analog data states.

# **AD590 Interface Circuits**

The M29's +5.120 volt reference supply is adjusted first since the Analog-to-Digital Converter and the AD590 interface's offset current depend upon the accuracy of the +5.120 volt supply. The reference voltage may be measured on J1, the front panel test connector; pin 36 is the +5.120 supply output and pin 19 is analog ground. The 500  $\Omega$  trim potentiometer on dip header AG20 adjusts this voltage. The voltage should be set as close to +5.120 volts as possible. Bench tests have shown that this can be done with an error less than  $\pm 1$  mV.

Having set the +5.120 volt reference, the AD590 interface circuit's gain and offset trims can be set near the correct values by measuring the gain and zero path resistances with a digital multi-meter. This must be done for both AC47 and AE47 OP-15 operational amplifiers.

With power disconnected, measure the resistance from the OP-15's output pin (pin 6) to the inverting input pin (pin 2). Adjust the  $2k\Omega$  gain trim potentiometer (near the header's pin 6) until the total resistance is 50,000  $\Omega$ .

Measure the resistance from the +5.120 volt reference supply at J1-36 to the OP-15's inverting input (pin 2). Adjust the 1 k $\Omega$  trim potentiometer (near the header's pin 2) until the total resistance is 23,068  $\Omega$ .

After the initial settings described above, the circuits should be further adjusted using the calibration circuits built into the WYE Monitor Test Fixture. This fixture tests the AD590 interface circuits with precision current sinks. A switch near the bottom of the test fixture front panel selects  $40^{\circ}$ C or  $0^{\circ}$ C current sink values. Switch position labelled 0C (corresponding to an AD590 current at °C) causes each channel to sink 273.15  $\mu$ A. The other switch position, labelled 40C (corresponding to an AD590

current at +40°C), causes each channel to sink 313.15  $\mu$ A. These current values are convenient reference points and are near those realized at the upper and lower points of the AD590's operational temperature environment.

With the current sinks set to 0C, adjust the offset trim potentiometers near pin 2 of the dip headers next to the temperature channel amplifiers so that the output voltages of the channel (measured on pin 6 of the amplifier or on the front panel test connector) is +2.560 volts. It should be possible to trim the voltage to within 1 or 2 mV.

With the current sinks set to 40C, adjust the gain trim potentiometers near pin 4 of the header next to the amplifiers so that the output voltage of the amplifiers are within 1 or 2 mV of +4.560 volts.

These two adjustments interact, so it may be necessary to repeat the adjustments two or more times before the voltages are correct within 1 or 2 mV.

Other than the +5.120 volt power supply voltage adjustment described above, there are no other adjustments required for the ADC0808 analog to digital converter.

After setting the AD590 interface amplifier's gain and offset adjustments, the analog data readout mode should be tested. To do so, set command bit P03 to 1 and bits PO0, PO1 and PO2 to 0. This sets the analog mode and selects analog multiplexer input IN0, the Chiller temperature probe channel. Set the Device Interface Simulator's Temperature Probes switch to  $0^{\circ}$ C. The output of both amplifiers should be +2.560 volts, mid-scale on the A/D converter's range. The corresponding value is 1000,0000₂, (128₁₀) counts which should be displayed on the message handler discretes display.

Next, keeping command bit P03 a 1, set P01 to 1, and P02 and P03 to 0. This selects analog multiplexer input IN1, the Condenser channel. The data readback should be identical to that read back from the Chiller channel.


Next, keeping command bit P03 a 1, set P01 and P02 to 1 and P03 to 0. This selects analog multiplexer input IN2, a floating input. The converted value should vary in a random manner.


Finally, keeping command bit P03 a 1, set P00, P01 and P02 to 0; this selects analog multiplexer input IN0. Set the Temperature Probe switch to  $40^{\circ}$ C. The two amplifier outputs should be +4.560 volts and the corresponding digital value should be  $1110,0100_2$ . This value should be displayed on the message handler's discretes display. Finally, change the command bits to select IN1 and verify that the same value is displayed.

# M28 Power Supply/Battery Module

Refer to the M28 schematic diagram C13900S10. M28 contains two Lambda VS10-15 modular power supplies. Adjust each supply's output to produce M28 output voltages of +13.6 and +27.2 volts.

The Panasonic LCR12V1.3P backup batteries have a capacity of 1.3 ampere-hours. Apply a 780 mA load to the 13.6 volt output and monitor the voltage for one hour. Record the results. Recharge the batteries and repeat the test using a 780 mA load on the 26.2 volt output. Again record the results. Recharge the batteries before the module is put into service.





## 3.0 WYE MONITOR SYSTEM AND RELATED FUNCTIONAL DRAWINGS LIST

Note: asterisk-marked drawings are listed for reference, they are not included in this manual.

#### WYE Monitor System Drawings

C13900B12	WYE Monitor System Block Diagram
D13900B11	WYE Monitor Touch-Screen Control/Monitor Menu Structure Block Diagram

#### PC Interface Bin and Modules

D13900P09	WYE Monitor PC Interface Bin Assembly Drawing
C13900W04	WYE Monitor PC Interface Bin Wiring Diagram
C13900S02	WYE Monitor PC Transceiver PCB Schematic
C13900P13	WYE Monitor PC Transceiver Module Assembly
C13900P01	WYE Monitor PC Transceiver PCB Assembly
C13900S06	WYE Monitor PC Watchdog Circuit Board Schematic Diagram
C13900P10	WYE Monitor PC Watchdog Module Assembly
C13900P11	WYE Monitor PC Watchdog Circuit Board Assembly
C13900P12	WYE Monitor PC Watchdog Circuit Board Dip Header Assembly
C13900P14	WYE Monitor Power Supply Module Assembly

B13900W07 WYE Monitor A&B Switch Box Wiring Diagram

#### Isolated CPU Interface

D13900P02	WYE Monitor	Isolated	CPU	Interface	Board	Assembly
C13900S03	WYE Monitor	Isolated	CPU	Interface	Board	Schematic Diagram

#### M26 Antenna Interface Module and Related Drawings

D13900P06	WYE Monitor M26 Antenna Interface Module Assembly
D13900S04	WYE Monitor M26 Antenna Interface Module Schematic Diagram
A13900Z01	M26 Antenna Interface Module BOM
A13900P04	M26 Dip Header Assembly
C13900W02	M26 Antenna Interface Module Connector Test Points Wiring Diagram
C13900P07	M26 Antenna Interface Module Wire-Wrap Component Layout
C13900P05	ACU Fault Printed Circuit Board Assembly
C13900S09	ACU Fault Printed Circuit Board Schematic Diagram

D13900W01 WYE Monitor Wiring Diagram

#### M27 Auxiliary Monitor Module and Related Drawings

D13900P20	WYE Monitor M27 Auxiliary Monitor Module Assembly
A13900Z04	M27 Auxiliary Monitor Module BOM
D13900S08	WYE Monitor M27 Auxiliary Monitor Schematic Diagram
C13900P21	M27 Auxiliary Monitor Module Wire-Wrap Component Board
A13900P23	M27 Auxiliary Monitor Module Dip Header Assembly
C13900W05	M27 Auxiliary Module Connector Test Points Wiring Diagram
A13900W06*	M27 Auxiliary Monitor Module Wire List
D13900P22	M27 Auxiliary Monitor Isolated CPU Interface Board Assembly
C9390028	Main Generator WYE COM Monitor Circuits
C9390028	
D12000012	WVE Monitor Mactor Cubicle Belay and Weader Schematic Diagram

B13900S12 WYE Monitor Master Cubicle Relay and Header Schematic Diagram B13900S12 WYE Monitor Master Cubicle Rela D13900W09 M27-Generator System Interface

D13900W10 M27-Correlator and Computer UPS Interface

#### M29 Auxiliary Monitor Module and Related Drawings

D13900P15 WYE Monitor M29 Auxiliary Utility Module Assembly

A13900Z03	M29 Auxiliary Utility Module BOM
D13900S07	WYE Monitor Auxiliary Utility Module Schematic Diagram
A13900P18	M29 Auxiliary Utility Module Dip Header Assembly
C13900W03	M29 Auxiliary Utility Module Connector Test Points Wiring Diagram
C13900P17	M29 Auxiliary Utility Module Wire-Wrap Board Component Layout
D13900P16	M29 Auxiliary Utility Isolated CPU Interface Board Assembly
C13900W08	M29 Module Control Building HVAC Interface Wiring Diagram

#### M28 Power Supply/Battery Module

D13900P08	WYE Monitor M28 Power Supply/Battery Module Assembly
A13900Z02	M28 Power Supply/Battery Module BOM
C13900S10	M28 Power Supply/Battery Module Schematic Diagram

## WYE-COMM Cable System Drawings

D13900B02	Main Telephone Cable West Arm
D13900B03	Main Telephone Cable North Arm
D13900B04	Main Telephone Cable East Arm
D13900B05	Auxiliary Telephone Cable

C13900P03 WYE COM Cable Simulator Assembly C13900S05 WYE COM Cable Simulator Schematic Diagram

C13900B09*	WYE-COMM System AX5/BX5 Power Monitor Block Diagram
C13900S01*	WYE-COMM System Power Alarm Circuit Card Schematic Diagram
C13900B08*	WYE-COMM System 25 Pair to 19 Pair Cable Splice Diagram

## WYE Monitor System Test/Alignment Units

D13900S11	WYE Monitor Bus Message Handler
D13900S13	Device Interface Simulator Schematic Diagram

## 4.0 APPENDIX

## **CRC** Algorithm Description

The Cyclic Redundancy Check (CRC) character was mentioned in Section 2.2. This byte is formulated over the four message bytes by the message generator and appended to the end of the message as it is being transmitted. Using the same algorithm, the message receiver formulates a CRC over the four message bytes and compares the message CRC with the CRC it just formulated. If they agree, the probability that the message is contaminated by errors is vanishingly small and it is considered to be error-free.

This section briefly describes some of the CRC generation principles and is not a rigorous mathematical treatment.

Digital error detection techniques include the use of parity bits and check sums. A parity bit is formulated over a set of bits (typically a byte) in accordance with an odd or even parity rule. When there is more than one byte in a set of data, for example a digital time-serial message, each byte will have an appended parity bit. In a similar manner, a numerical check sum can be formed over a set of bytes.

The techniques of parity bit formulation and usage are well known and widely used. Bit error evaluation techniques sometimes involve grouping data bytes and a parity-check byte into tables to determine bit errors by examination of the parity of the table rows and columns. While this technique can detect a single bit error, two or more bit errors can defeat this error detection technique.

A check sum is the summation of a group of bytes and is a rudimentary but useful data error check. The sum may overflow (typically the case) and the remainder is used as a measure of the check sum. In the old days when computer programs were read from paper tape, check sums were used to indicate that the computer had apparently read the program without error. Again, two or more bit errors can defeat this technique.

In a manner analogous to the parity and check sum techniques mentioned above, a CRC error detection scheme involves applying a set of mathematical rules to a set of data to develop a CRC which is transmitted with the data. Then upon reception, the data is evaluated by the receiver using the same rules to develop a CRC character; if the two CRC characters are identical, the received message is error free. Multiple-bit data errors in the data do not defeat CRC techniques. Since the error probability is so minute, the CRC techniques are not used for error correction.

In the CRC technique, the message serial data bits can be considered to be a polynomial,  $G(X)^1$ , of the form,  $G(X) = a_n X^n + a_{n-1} X^{n-1} + \dots a_0 X^0$  where the a coefficients are either a 1 or 0 and X is 2. Thus  $X^4 + X + 1$  can be represented by the binary value 10011 where the  $a_4$ ,  $a_1$ , and  $a_0$  coefficients are 1 and the  $a_3$  and  $a_2$  coefficients are 0. The CRC technique uses a message polynomial G(X), a generator polynomial P(X); and the objective is to construct a code message polynomial F(X) that is evenly divisible by P(X). The steps are as follows:

¹ P114, Technical Aspects of Data Communications, McNamara, second edition, 1982, Digital Equipment Corporation, Bedford, Mass.

- 1. The message G(X) is multiplied by  $X^{n\cdot k}$  where n-k is the number of bits in the CRC.
- 2. Divide the resulting product  $X^{n\cdot k}[G(X)]$  by the generator polynomial, P(X).

3. Disregard the quotient and add the remainder, C(X) to the product to yield the code message polynomial F(X), which is represented as  $X^{n-k}[G(X)] + C(X)$ . C(X) is the CRC.

The division is performed in binary without carries or borrows and the remainder is always one bit less than the divisor. The remainder is the CRC and the divisor is the generator polynomial; therefore the CRC bit length is always one less than than the number of bits in the generator polynomial.

Note that the transmitted F(X) message data bits will resemble the original message data bits although they have been multiplied by  $X^{n-k}$ , which is a single factor. Although the multiplication raises each bit's polynomial value, the bits still represent their hardware equivalent before transmission.




Figure 20 WYE Monitor CRC Generator Model

There are a number of CRC generation schemes; the VLA

WYE Monitor scheme is described below. Remember that the WYE Monitor outputs the message address and data LSB first. This is important in the CRC formulation process.

Hardware implementations of CRC generators use a shift register with feedback to generate the CRC. Figure 20 shows a simplified representation of the hardware equivalent of the CRC generator used in the WYE Monitor system. The WYE Monitor system uses an 8051 software equivalent of this scheme, which is described in the 1990 Dallas Semiconductor Data Book. The CRC generator consists of a shift register and Exclusive-OR (XOR) gates. Shift counter and other logic details are not included in Figure 21. At the beginning of the message block, the CRC register is initialized to to a value of 0.

An XOR on the generator register output forms the XOR product of the data stream and the CRC generator register LSB output. This XOR output is fed back to XORs between stages 2 and 3, between stages 3 and 4 and is also input to the MSB-end of the generator register. The generator polynomial P(X) is thus  $X^8 + X^5 + X^3 + 1$  or in binary representation, 10010101. The total number of message bits, which is n, is 40 and there are 32 data bits so k = 32. Thus n-k = 8, the number of CRC bits. Because there are 32 message bits in the WYE Monitor system message format, a CRC generation example is rather ponderous; therefore a simpler example follows.

## 1. Given:

Message polynomial  $G(X) = 110011 (X^5 + X^4 + X + X^6)$ . Generator polynomial  $P(X) = 11001 (X^4 + X^3 + 1)$ . G(X) contains 6 data bits. P(X) contains 5 data bits and will yield a CRC with 4 bits; therefore n - k = 4. 2. Multiplying the message G(X) by  $X^{n-4}$  gives:

 $X^{n-k}[G(X)] = X^4(X^5 + X^4 + X + X^0) = X^9 + X^8 + X^5 + X^4$ . The binary equivalent of this product contains 10 bits and is 1100110000.

3. This product is divided by P(X).

$$P(X) \rightarrow 1001 \qquad \begin{array}{c} 100001 \\ \hline 1100110000 \\ \underline{11001} \\ 10000 \\ \underline{11001} \\ 1001 \end{array} \qquad \leftarrow remainder = C(X) = CRC \end{array}$$

4. The remainder C(X) is added to  $X^{n-k}[G(X)]$  to give F(X) = 1100111001.

The code message polynomial is transmitted. The receiver divides it by P(X). If there is no error, the division will produce no remainder and it is assumed that the message is error-free. A remainder indicates an error.

## List of WYE Monitor System Commercial Hardware and Software Documentation

Covox Developer's Kit, Includes Sound Master II Owner's Manual and Software

**Elographics**:

Elographics Graphical User Interface. Teletouch Touch Screen Controller, Model E281-4025 Elographics Touch-Screen Driver Program N1.5, Instruction and User's Manual

Autumn Hill Software: Menuet Software Manual. Two volumes: Library and Programming Guide

MetaWINDOW Reference Manual (This is the graphics interface between the control program Clanguage code and Menuet). These are the low-level graphics functions used in composing the C-language control program.

Willie's Computer Software Company: Comm-Drv Serial I/O driver used by the 4-port Serial I/O board.

TVGA Video Board - Model 8900C User's Manual

CTX Monitor - CVP-5468A Operating Manual

PC Generic Motherboard - 486SX-20 and DX-25/33 SC User's Manual, Rev D2, Oct 1991

## 5.0 Special-Purpose Components Data Sheets

The following special-purpose data sheets follow this page and are ordered as listed. Note that many of these components are widely used throughout the system.

## **PC** Interface Bin

Intel 87C51FA Microcontroller NEC PS2501-1 Photo Coupler NEC PS2502-1 Photo Coupler MAX233 RS-232 Driver/Receiver MAX695 Microprocessor Supervisory Circuit HPR105 DC/DC Converter OP-15FP Operational Amplifier Lambda LVS-44-12B Power Supply

## **Isolated CPU Interface Board**

P1602 Surge Arrestor

## M26 Antenna Interface

LTC1042 Window Comparator LT1009 2.5 Volt Reference Polytron TW1.8-24S5 DC/DC Converter

## M29 Auxiliary Interface

ADC0808 Analog Multiplexer-A/D Converter ICM7555 General Purpose Timer AD590 Temperature Transducer AD581 High Precision 10 V IC Reference PALCE22V10Z-25 Programmable Array Logic MC14060B 14-Bit Counter and Oscillator

## M28 Power Supply/Battery Module

Lambda VS10-15 Power Supply Panasonic LCR 12V1.3P Battery



#### **GENERAL DESCRIPTION**

The ICM7555/6 are CMOS RC timers providing significantly improved performance over the standard SE/NE555/6 and 355 timers, while at the same time being direct replacements for those devices in most applications. Improved parameters include low supply current, wide operating supply voltage range, low THRESHOLD, TRIGGER and RESET currents, no crowbarring of the supply current during output transitions, higher (requency performance and no requirement to decouple CONTROL VOLTAGE for stable operation.

Specifically, the ICM7555/6 are stable controllers capable of producing accurate time delays or frequencies. The ICM7556 is a dual ICM7555, with the two timers operating independently of each other, sharing only V⁺ and GND. In the one shot mode, the pulse width of each circuit is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled by two external resistors and one capacitor. Unlike the regular bipolar 555/6 devices, the CONTROL VOLTAGE terminal need not be decoupled with a capacitor. The circuits are triggered and roset on falling (negative) waveforms, and the output inverter can source or sink currents large enough to drive TTL loads, or provide minimal offsets to drive CMOS loads.

#### ORDERING INFORMATION

Part Number	Temperature Range	Package	
ICM7555CBA	0°C to + 70°C	8 Lead SOIC	
ICM7555IPA	25°C to + 85°C	8 Lead MiniDip	
ICM7555ITV	- 25°C to + 85°C	TO-99 Can	
ICM7555MTV*	- 55°C to + 125°C	TO-99 Can	
ICM7556IPD	- 25°C to + 85°C	14 Lead Plastic DIP	
ICM7556MJD*	- 55°C to + 125°C	14 Lead CERDIP	

*Add /883B to part number if 883B processing is desired.


## ICM7555/ICM7556 General Purpose Timer

#### FEATURES

- Exact Equivalent in Most Cases for SE/NE555/556 or TLC555/556
- Low Supply Current 60µA Typ. (ICM7555) 120µA Typ. (ICM7556)
- Extremely Low Trigger, Threshold and Reset Currents — 20pA Typical
- High Speed Operation 1MHz Typical
- Wide Operation Supply Voltage Range Guaranteed 2 to 18 Volts
- Normal Reset Function No Crowbarring of Supply During Output Transition
   Can Be Used With Higher Impedance Timing
- Elements Than Regular 555/6 for Longer RC Time Constants
- Timing From Microseconds Through Hours
- Operates in Both Astable and Monostable Modes
- Adjustable Duty Cycle
- High Output Source/Sink Driver Can Drive TTL/ CMOS
- Typical Temperature Stability of 0.005% Per *C at 25*C
- * Outputs Have Very Low Offsets, HI and LO

#### APPLICATIONS

- Precision Timing
- Pulse Generation
- Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation
- Missing Pulse Detector
- · Inissing Fulse Delector




#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+ 18 Volts
Input Voltage: Trigger,	
Control Voltage, Threshold, V ⁺ + 0.3 Reset[1]	V to GND - 0.3V
Output Current	100mA
Power Dissipation[2] ICM7556	
ICM7555	
Storage Temperature	65°C to + 150°C
Lead Temperature (Soldering, 10sec)	+ 300°C
Operating Temperature Range ^[2]	
ICM7555/6 CX	0°C to + 70°C
ICM7555/6 IX	- 25°C to + 85°C
ICM7555/6 MX	55°C to + 125°C

NOTE: Stresses above those listed under "Absolute Maxmum Rabngs" may cause permanent damage to the device. These are stress raings only and functional operation of the device at these or any offer conditions above those indicated in the operational sections of the specifications is not impled. Exposure to absolute maxmum raining conditions for extended perods may affect device relability.

ICM7555/ICM7556



- MOTES 1: Ups to the SCH structure interior in the CMOS process used to fabricate these devices, connecting any terminal to a votage greater can V * 40.3V or less than V = -0.3V may cause destructive latchup. For this reason it is recommended that no inputs from external sources not corraining from the same power supply be applied to the device before its power-supply is established, in multiple systems, the supply of the ICM7555/6 multiple turned on find.
  - Junction temperatures should not exceed 139°C and the power despecton must be limited to 20 mW at 125°C. Below 125°C power dispetion may be increased to 300 mW at 25°C. Derating factor is approximately 3 mW/°C (7556) or 2 mW/°C (7555).

HARRIS SEMICONDUCTOR'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH REPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ANTICLE OF THE CONDITION OF SALE THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIEL EXPRESS. INFLED ON STATUTORY, INCLUDING THE INFLIED WARRANTIEL EXPRESS. INFLED ON STATUTORY, INCLUDING THE INFLIED WARRANTIEL EXPRESS. INFLIED ON STATUTORY, INCLUDING THE INFLIED ON STATUTORY. INCLUDING THE INFLIENCE ON STATUTORY. INCLUDING THE INFLIED ON STATUTORY. INCLUDING THE INFL

NOTE. All typical values have been characterized but are not tested

NOTE: All typical values have been characterized but are not lead

## ICM7555/ICM7556

## ICM7555/ICM7556

Units

μA

μA %

μS ppm/*C

ppm/*C

ppm/*C

%/V %

μs ppm/*C

ppm/*C

ppm/*C

%/V % Voo

% V_{DD}

nA

nA

% V_{DD}

V

nA

nΑ

v

۷ v ۷

v

۷

V ns กร MHz

#### ICM7555 **ELECTRICAL CHARACTERISTICS**

ICM7556	

			ICM	75556	C,1,M		CM7555	M		ELECT	RICAL CHARA	CTERISTICS T _A = 25°C, unless	other	MSO S	pecifie	d.		
Symbol	Parameter	Test Conditions	T,	A = 25	°C	- 55*(	SETASI	125°C	Units				Ю	M7556			ICM7556	M
			Min	Тур	Max	Min	Тур	Max	1	Symbol	Parameter	Test Conditions	Т	A = 25	·c	- 55*	CATAS +	+ 125
•	Static Supply	V _{OD}		40	200			300	μA	L			Min	Тур	Max	Min	Тур	N
	Current Monostable Timing	V _{DD} = 15V RA = 10k, C = 0.1µF, V _{DD} = 5V		60 2	300			300	μA %	1+	Static Supply Current	V _{DD} = 5V V _{DD} = 15V		80 120	400 600			e
	Accuracy Drift with Tomp*					858		1161	μs		Monostable Timing Accuracy	$RA = 10k, C = 0.1 \mu F, V_{DD} = 5V$		2		858		1
		V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V					150 200 250		ppm/*C ppm/*C ppm/*C		Drift with Temp*	V _{DD} = 5V V _{DD} = 10V					150 200	
	Drift with Supply*	V _{DD} = 5 to 15V		0.5			0.5		%/V			V ₀₀ = 15V					250	1
	Astable Timing Accuracy	RA = RB = 10k, C = 0.1µF, V _{DD} = SV		2					%		Drift with Supply*	V _{DD} = 5V to 15V		0.5			0.5	
	Drift with Temp*	V _{DD} = 5V				1717	150	2323	μs ppm/*C		Astable Timing Accuracy	$RA = RB = 10k, C = 0.1 \mu F, V_{DD} = 5V$		2		1717		
		V ₀₀ = 10V V ₀₀ = 15V					200 250		ppm/*C ppm/*C		Drift with Temp*	V _{DD} = 5V V _{DD} = 10V					150 200	
	Doft with Supply*	V _{DD} ≈ 5V to 15V		0.5			0.5		%/V			V ₀₀ = 15V					250	┢
TH	Threshold Voltage	V _{DD} = 15V	62	67	71	61		72	% V ₀₀		Drift with Supply*	V _{DD} = 5V to 15V		0.5			0.5	⊢
TRIG	Trigger Voltage	V _{OD} = 15V	28	32	36	27		37	% V _{DD}	VTH	Threshold Voltage	V ₀₀ = 15V	62	67	71	61	<b>├</b> ───'	┝
<b>AIG</b>	Trigger Current	V _{DD} ≈ 15V			10			50	nA	VTRIG	Trigger Voltage	V _{D0} = 15V	28	32	36	27	'	
н	Threshold Current	V _{DD} = 15V		_	10			50	nA	TRIG	Trigger Current	V _{DD} = 15V			10		<b> </b> '	┢
CV	Control Voltage	V _{DD} = 15V	62	87	71	61		72	% V _{DD}	Тн	Threshold Current	V _{DD} = 15V			10		<b> </b> '	┡
AST	Reset Voltage	V _{DD} = 2 to 15V	0.4		1.0	0.2		1.2	V	Vcv	Control Voltage	V _{DO} = 15V	62	67	71	61	'	Ļ
IST	Reset Current	V _{DD} = 15V			10			50	nA	VRST	Reset Voltage	V ₀₀ = 2V to 15V	0.4		1.0	0.2	ļ'	L
NS	Discharge Leakage	V _{DD} = 15V			10			50	nA	RST	Reset Current	V _{DD} = 15V			10		<u> </u>	
OL	Output Voltage	V _{DD} = 15V, I _{sink} = 20mA		0.4	1.0			1.25	v	IDIS	Discharge Leakage	V _{OD} = 15V			10		L!	
он	Drop Output Voltage	V _{DD} = 5V, I _{sunk} = 3.2mA V _{DD} = 15V, I _{source} = 0.8mA	14.3	0.2 14.6	0.4	14.2		0.5	v v	Vol	Output Voltage Drop	V _{DD} = 15V, I _{sink} = 20mA V _{DD} = 5V, I _{sink} = 3.2mA		0.4 0.2	1.0 0.4			
DIS	Drop Discharge Output	V _{DD} = 5V, I _{source} = 0.8mA V _{DD} = 5V, I _{SINK} = 15mA	4.0	4.3 0.2	0.4	3.8		0.6	v v	VOH	Oulput Voltage Drop	V _{DD} = 15V, I _{source} = 0.8mA V _{DD} = 5V, I _{source} = 0.8mA	14.3 4.0	14.6 4.3		14.2 3.8		
	Voltage Drop	V _{DD} = 15V, I _{sink} = 15mA						0.4	v	VDIS	Discharge Output	V _{DD} = 5V, I _{sink} = 15mA		0.2	0.4			Γ
•	Supply Voltage*	Functional Oper.	2.0		18.0	3.0		16.0	V		Voltage Drop	V _{DD} = 15V, i _{sank} = 15mA						
1	Output Rise Time*	RL = 10M, CL = 10pF, V _{DD} = 5V		75					ns	<b>v</b> +	Supply Voltage*	Functional Oper.	2.0		18.0	3.0	L'	
	Output Fall Time*	RL = 10M, CL = 10pF, V _{DD} = 5V		75					ns	t _A	Output Rise Time*	RL = 10M, CL = 10pF, V _{DD} = 5V		75				
AAX	Oscillator Frequency*	V ₀₀ = 5V, RA = 470Ω,		1					MHz	t _F	Output Fall Time*	RL = 10M, CL = 10pF, V _{DD} = 5V		75				
	amelers are based upon charact	RB = 270Ω C = 200pF		<u> </u>						1MAX	Oscillator Frequency*	V _{DD} = 5V, RA = 470Ω, RB = 270Ω, C = 200pF		1				Γ

*These parameters are based upon characterization data and are not tested.

## ICM7555/ICM7556

OUTPUT SOURCE CURRENT AS A


FUNCTION OF OUTPUT VOLTAGE

....

0363-6

UT VOLTAGE REFERENCED TO V

#### TYPICAL PERFORMANCE CHARACTERISTICS



OUTPUT SINK CURRENT AS A

FUNCTION OF OUTPUT VOLTAGE

OUTPUT LOW VOLTAGE V.

NORMALIZED FREQUENCY

STABILITY IN THE ASTABLE MODE

AS A FUNCTION OF SUPPLY

VOLTAGE

11

18 165 BUPPL F VOLTAGE (VOLTE)


0363 - 7

Hil


0363-10

SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE


OUTPUT SINK CURRENT AS A FUNCTION OF OUTPUT VOLTAGE



DISCHARGE OUTPUT CURRENT AS A FUNCTION OF DISCHARGE OUTPUT









0363-0





#### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



**APPLICATION NOTES** 

no such transients. See Figure 3.

T. - 2010

88

10

an ICM7556.

GENERAL

0363-13

The ICM7555/6 devices are, in most instances, direct re-

placements for the NE/SE 555/6 devices. However, it is possible to effect economies in the external component

count using the ICM7555/6. Because the bipolar 555/6 de-

vices produce large crowbar currents in the output driver, it

is necessary to decouple the power supply lines with a good

capacitor close to the device. The 7555/6 devices produce

88/109844

Figure 3: Supply Current Translent

**Compared with a Standard Bipolar 555** 

**During an Output Transition** 

The ICM7555/6 produces supply current spikes of only

2-3mA instead of 300-400mA and supply decoupling is


normally not necessary. Secondly, in most instances, the

CONTROL VOLTAGE decoupling capacitors are not re-


quired since the input impedance of the CMOS comparators on chip are very high. Thus, for many applications 2 capaci-

tors can be saved using an ICM7555, and 3 capacitors with

FREE RUNNING FREQUENCY AS A FUNCTION OF RA, RB and C



ICM7555/ICM7556



0363-15

PREOVENCY (PL) 0363-14

POWER SUPPLY CONSIDERATIONS

Although the supply current consumed by the ICM7555/6 devices is very low, the total system supply can be high unless the timing components are high impedance. Therefore, use high values for A and low values for C in Figures 4 and 5.

#### OUTPUT DRIVE CAPABILITY

The output driver consists of a CMOS inverter capable of driving most logic families including CMOS and TTL. As such, if driving CMOS, the output swing at all supply voltages will equal the supply voltage. At a supply voltage of 4.5 volts or more the ICM7555/6 will drive at least 2 standard TTL loads.

#### ASTABLE OPERATION

The circuit can be connected to trigger itself and free run as a multivibrator, see Figure 4. The output swings from rail to rail, and is a true 50% duty cycle square wave. (Trip points and output swings are symmetrical). Less than a 1% frequency variation is observed, over a voltage range of +5 to + 15V.

$$1 = \frac{1.44}{\text{RC}}$$

The timer can also be connected as shown in Figure 4b. In this circuit, the frequency is:

 $f = 1.44/(R_A + 2R_B)C$ 


The duty cycle is controlled by the values of R_A and R_R, by the equation:

In this mode of operation, the timer functions as a oneshot. Initially the external capacitor (C) is held discharged by a transistor inside the timer. Upon application of a negative TRIGGER pulse to pin 2, the internal flip flop is set which releases the short circuit across the external capacitor and drives the OUTPUT high. The voltage across the capacitor now increases exponentially with a time constant t=RAC. When the voltage across the capacitor equals 3/2 V+, the comparator resets the flip flop, which in turn discharges the capacitor rapidly and also drives the OUTPUT to its low state. TRIGGER must return to a high state before the OUT-PUT can return to a low state.

 $t_{output} = -\ln(1/_2) R_A C = 1.1 R_A C$ 

0363...8

VOLTAGE





#### 8-131

0363-16

## ICM7555/ICM7556

## ICM7555/ICM7556







#### CONTROL VOLTAGE

The CONTROL VOLTAGE terminal permits the two trip voltages for the THRESHOLD and TRIGGER internal comparators to be controlled. This provides the possibility of oscillation frequency modulation in the astable mode or even inhibition of oscillation, depending on the applied voltage. In the monostable mode, delay times can be changed by varying the applied voltage to the CONTROL VOLTAGE pin.

## RESET

The RESET terminal is designed to have essentially the same trp voltage as the standard bipolar 555/6, i.e. 0.6 to 0.7 volts. At all supply voltages it represents an extremely high input impedance. The mode of operation of the RESET function is, however, much improved over the standard bipolar 555/6 in that it controls only the internal flip flop, which in turn controls simultaneously the state of the OUT-PUT and DISCHARGE pins. This avoids the multiple threshold problems sometimes encountered with slow falling edges in the bipolar devices.





#### TRUTH TABLE

Threshold Voltage	Trigger Voltage	RESET	Oulput	Discharge Switch
DON'T CARE	DON'T CARE	LOW	LOW	ON
> 2/3(V+)	> 1/3(V + )	HIGH	LOW	ON
<³/3(V+)	>1/3(V+)	HIGH	STABLE	STABLE
DON'T CARE	< 1/3(V+)	HIGH	HIGH	OFF

NOTE: RESET will dominate all other inputs: TRIGGER will dominate over THRESHOLD.




# Two-Terminal IC Temperature Transducer

AD590*

#### FEATURES

Linear Current Output: 1µA/K Wide Range: -55°C to +150°C Probe Compatible Ceramic Sansor Package Two-Terminal Device: Voltage In/Current Out Laser Trimmed to ±0.5°C Calibration Accuracy (AD590M) Excellent Linearity: ±0.3°C Over Full Range (AD590M) Wide Power Supply Range: +4V to +30V Sensor Isolation from Case Low Cost



**PIN DESIGNATIONS** 

BOTTOM VIEW

#### PRODUCT DESCRIPTION

The AD590 is a two-terminal integrated circuit temperature transducer which produces an output current proportional to absolute temperature. For supply voltages between +4V and +30V the device acts as a high impedance, constant current regulator passing 1 $\mu$ A/K. Laser trimming of the chip's thin film resistors is used to calibrate the device to 298.2 $\mu$ A output at 298.2K (+25°C).

The AD590 should be used in any temperature sensing application below  $+150^{\circ}$ C in which conventional electrical temperature sensors are currently employed. The inherent low cost of a monolithic integrated circuit combined with the elimination of support circuitry makes the AD590 an attractive alternative for many temperature measurement situations. Lineanzation circuitry, precision voltage amplifiers, resistance measuring circuitry and cold junction compensation are not needed in applying the AD590.

In addition to temperature measurement, applications include temperature compensation or correction of discrete components, biasing proportional to absolute temperature, flow rate measurement, level detection of fluids and anemometry. The AD590 is available in chip form making it suitable for hybrid circuits and fast temperature measurements in protected environments.

The AD590 is particularly useful in remote sensing applications. The device is insensive to voltage drops over long lines due to its high impedance current output. Any well-insulated twissed pair is sufficient for operation hundreds of feet from the receiving circuitry. The output characteristics also make the AD590 easy to multiplex: the current can be switched by a CMOS multiplexer or the supply voltage can be switched by a logic gate output.

*Covered by Patent No. 4,123,698.

#### PRODUCT HIGHLIGHTS

- The AD590 is a calibrated two terminal temperature sensor requiring only a de voltage supply (+4V to +30V). Costly transmitters, filters, lead wire compensation and finearization circuits are all unnecessary in applying the device.
- State-of-the-art laser trimming at the wafer level in conjunction with extensive final testing insures that AD590 units are easily interchangeable.
- Superior interference rejection results from the output being a current rather than a voltage. In addition, power requirements are low (1.5mW's @ 5V @ +25[°]C). These features make the AD590 easy to apply as a remote sensor.
- 4. The high output impedance (>10MΩ) provides excellent rejection of supply voltage drift and ripple. For instance, changing the power supply from 5V to 10V results in only a 1µA maximum current change, or 1° C equivalent error.
- The AD590 is electrically durable: it will withstand a forward voltage up to 44V and a reverse voltage of 20V. Hence, supply irregularities or pin reversal will not damage the device.

## AD590 - SPECIFICATIONS (@ +25"C and Vs = +5V unless otherwise noted)

Madel		AD590			AD590K		
	Min	Тур	Mas	Mia	Тур	Max	Units
ABSOLUTE MAXIMUM RATINGS							
Forward Voltage (E + to E - )			+ 44			+ 44	Volts
Reverse Voltage (E + to E - )			- 20			- 20	Volus
Breakdown Voltage (Case to E + or E - )			± 200			± 200	Volus
Rated Performance Temperature Range	- 55		+ 150	- 55		+ 150	<del>۳</del>
Storage Temperature Range	- 65		+ 155	- 65		+ 155	<b>v</b>
Lead Temperature (Soldering, 10 sec)			+ 300			+ 300	<u>ح</u>
POWER SUPPLY							1
Operating Voltage Range	+4		+ 30	+4		+ 30	Volus
OUTPUT				T			
Nominal Current Output @ + 25°C (298.2K)	i	298.2			298.2		μA
Nominal Temperature Coefficient		1			1		μΑ/Κ
Calibration Error @ + 25°C	1		±5.0			±2.5	۲ ۲
Absolute Error (over rated performance	1						
temperature range)							1
Without Enternal Calibration Adjustment			± 10			±5.5	1
With + 25°C Calibration Error Set to Zero			± 3.0			±2.0	TC I
Nonlinearity			±1.5			±0.8	rc i
Repestability ²			±0.1			±0.1	rc i
Long Term Drift ³			±0.1			±0.1	<u>۲</u>
Current Noise		40			40		pA∕√Hz
Power Supply Rejection							
+ 4V 5 V5 5 + 5V		0.5		1	0.5		μAV
$+5V \le V_S \le +15V$		0.2			0.2		μAN
$+15V \le V_3 \le +30V$		0.1			0.1		μAV
Case Isolation to Either Lead		1010			1010		a
Effective Shunt Capacitance		100			100		pF
Electrical Turn-On Time	1	20			20		με
Reverse Bins Leakage Current ⁶							1
(Reverse Voltage = 10V)		10			10		рА
PACKAGE OPTIONS'							
TO-52(H-03A)		AD590jH	{	1	AD590K		
Flat Pack (F-2A)		AD590JF	•		AD590K	F	

NOTES

¹The ADS90 has been used at - 100°C and + 200°C for above periods of measurement with no physical damage to the device. However, the absolute errors specified apply to only the rated performance temperature range.

²Maximum deviation between + 25°C readings after temperature cycling between - 55°C and + 150°C; guaranteed nor tested

*Conditions: constant + SV, constant + 125°C; guaranteed, not tested.

⁴Lenkage current doubles every 10°C. ³For outline information see Package Information section.

Specifications subject to change without notice.

Specifications shown in boldface are sensed on all production units of final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Model	1	AD590L		1	AD590M		
	Min	Тур	Max	Min	Тур	Max	Units
ABSOLUTE MAXIMUM RATINGS	<u> </u>			1			1
Forward Voltage (E + to E - )			+ 44			+ 44	Volts
Reverse Voltage (E + to E - )	1		- 20			- 20	Volts
Breakdown Voltage (Case to E + or E + )	1		± 200			± 200	Volts
Rated Performance Temperature Range ¹	- 55		+ 150	- 55		+ 150	rc 🛛
Storage Temperature Range	- 65		+ 155	- 65		+ 155	<b>1</b> ℃
Lead Temperature (Soldering, 10 sec)	1		+ 300	]		+ 300	<del>ک</del>
POWER SUPPLY	1			1			1
Operating Voltage Range	+4		+ 30	+4		+ 30	Volts
OUTPUT	1						
Nominal Current Output (a + 25°C (298-2K)	4	298.2			298.2		μA
Nominal Temperature Coefficient		1		1	1		μA/K
Calibration Error (a + 25°C			±1.0	1		±0.5	1.0
Absolute Error (over rated performance							
(emperature range)							
Without External Calibration Adjustment	i		± 3.0	}		±1.7	1
With + 25°C Calibration Error Set to Zero			±1.6			±1.0	<b>°C</b>
Nonlinearity			±0.4			±0.3	<del>۲</del>
Repeatability?			± 0.1			±0.1	<del>ک</del>
Long Term Drift ¹	i		±0.1			± 0.1	<b>℃</b>
Current Noise		40			40		pA√H
Power Supply Rejection							1
+ 4V 5 V5 5 + 5V	1	0.5			0.5		μA/V
+ 5V- Vs+ + 15V		0.2			0.2		μαν
+ 15V - Vs - + 30V		0.1			0.1		μA/V
Case Isolation to Either Lead	ł	1010			1010		n
Effective Shuni Capacitance		100		1	100		рF
Electrical Turn-On Time		20			20		μя
Reverse Bus Leakage Current ⁴							
(Reverse Voltage 10V)		10			10		рА
PACKAGE OPTION'	<u> </u>			1			
TO-52(H-03A)		ADS90L1	1	1	AD590MI	H	1
Flat Pack (F-2A)		AD590LI	;	1	AD590MI		



#### **TEMPERATURE SCALE CONVERSION EQUATIONS**

$^{\circ}C = \frac{5}{9}(^{\circ}F - 32)$	K = °C +273.15
°F = <del>9</del> °C +32	[•] R = [°] F +459.7


## AD590

AD590

The 590H has  $60\mu$  inches of gold plating on its Kovar leads and Kovar header. A resistance welder is used to seal the nickel cap to the header. The AD590 chip is cutectically mounted to the header and ultrasonically bonded to with 1 MIL aluminum wire. Kovar composition: 53% iron nominal; 29% ±1% nickel; 17% ±1% cobalt; 0.65% manganese max; 0.20% silicon max; 0.10% aluminum max; 0.10% magnesium max; 0.10% zirconium max; 0.10% titanium max; 0.06% carbon max.

The 590F is a ceramic package with gold plating on its Kovar leads, Kovar lid, and chip cavity. Solder of 80/20 Au/Sn composition is used for the 1.5 mil thick solder ring under the lid. The chip cavity has a nickel underlay between the metalization and the gold plating. The AD590 chip is eutectically mounted in the chip cavity at 410°C and ultrasonically bonded to with 1 mil aluminum wire. Note that the chip is in direct contact with the ceramic base, not the metal lid. When using the AD590 in die form, the chip substrate must be kept electrically isolated. (floating), for correct circuit operation.

#### METALIZATION DIAGRAM



The AD590 uses a fundamental property of the silicon tran-

Since both k, Bolizman's constant and q, the charge of an

electron, are constant, the resulting voltage is directly porpor-

sistors from which it is made to realize its temperature proportoonal characteristic: if two identical transistors are operated at a constant ratio of collector current densities, r, then the difference in their base-emitter voltages will be (kT(q)(ln r). In the AD590, this PTAT voltage is converted to a PTAT current by low temperature coefficient thin film resistors. The total current of the device is then forced to be a multiple of this PTAT current. Referring to Figure 1, the schematic diagram of the AD590, Q8 and Q11 are the transistors that produce the PTAT voltage. RS and R6 convert the voltage to current. Q10, whose collector current tracks the collector currents in Q9 and Q11, supplies all the bias and substrate leakage current for the rest of the circuit, forcing the total current to be PTAT. R5 and R6 are laser trimmed on the wafer to calibrate the device at  $*25^{\circ}$ C.

Figure 2 shows the typical V-I characteristic of the circuit at +25°C and the temperature extremes.




Figure 1. Schematic Diagram




Figure 2. V-I Plot

¹ For a more detailed circuit description see M.P. Timho, "A Two-Terminal IC Temperature Transducer," IEEE J. Solid State Circuita, Vol. SC-11, p. 784-788, Dec. 1976.

#### TEMPERATURE SENSORS 9-9

**CIRCUIT DESCRIPTION¹** 

tional to absolute temperature (PTAT).

## **Understanding the Specifications — AD590**


#### EXPLANATION OF TEMPERATURE SENSOR SPECIFICATIONS

The way in which the AD590 is specified makes it easy to apply in a wide variety of different applications. It is important to understand the meaning of the various specifications and the effects of supply voltage and thermal environment on accuracy.

The AD590 is basically a PTAT (proportional to absolute temperature)¹ current regulator. That is, the output current is equal to a scale factor times the temperature of the sensor in degrees Kelvin. This scale factor is trimmed to  $1\mu\Delta/K$  at the factory, by adjusting the indicated temperature (i.e. the output current) to agree with the actual temperature. This is done with 5V across the device at a temperature within a few degrees of  $25^{\circ}$ C (298.2K). The device is then packaged and tested for accuracy over temperature.

#### CALIBRATION ERROR

At final factory test the difference between the indicated temperature and the actual temperature is called the calibration error. Since this is a scale factor error, its contribution to the total error of the device is PTAT. For example, the effect of the 1°C specified maximum error of the AD590L varies from 0.73°C at -55°C to 1.42°C at 150°C. Figure 3 shows how an exaggerated calibration error would vary from the ideal over temperature.



#### Figure 3. Celibration Error vs. Temperature

The calibration error is a primary contributor to maximum total error in all ADS90 grades. However, since it is a scale factor error, it is particularly easy to trim. Figure 4 shows the most elementary way of accomplishing this. To trim this circuit the temperature of the ADS90 is measured by a reference temperature sensor and R is trimmed so that  $V_T = 1mV/K$  at that temperature. Note that when this error is trimmed out at one temperature, its effect is zero over the entire temperature range. In most applications there is a current to voltage conversion resistor (or, as with a current input ADC, a reference) that can be trimmed for scale factor adjustment.



Figure 4. One Temperature Trim

¹ T(*C) = T(K) = 273.2; Zero on the Kelvin scale is "absolute zero"; there is no lower temperature.

#### REV. A

#### ERROR VERSUS TEMPERATURE: WITH CALIBRATION ERROR TRIMMED OUT

Each ADS90 is also tested for error over the temperature range with the calibration error trimmed out. This specification could also be called the "variance from PTAT" since it is the maximum difference between the actual current over temperature and a PTAT multiplication of the actual current at 25°C. This error consists of a slope error and some curvature, mostly at the temperature extremes. Figure 5 shows a typical ADS90K temperature curve before and after calibration error trimming.




Figure 5. Effect of Scale Factor Trim on Accuracy

ERROR VERSUS TEMPERATURE: NO USER TRIMS

Using the AD590 by simply measuring the current, the total error is the "variance from PTAT" described above plus the effect of the calibration error over temperature. For example the AD590L maximum total error varies from 2.33°C at -55°C to 3.02°C at 150°C. For simplicity, only the larger figure is shown on the specification page.

#### NONLINEARITY

Nonlinearity as it applies to the AD590 is the maximum deviation of current over temperature from a best-fit straight line. The nonlinearity of the AD590 over the -55°C to +150°C range is superior to all conventional electrical temperature sensors such as thermocouples, RTD's and thermistors. Figure 6 shows the nonlinearity of the typical AD590K from Figure 5.




Figure 7A shows a circuit in which the nonlinearity is the major contributor to error over temperature. The circuit is trimmed by adjusting  $R_1$  for a 0V output with the AD590 at 0°C.  $R_2$  is then adjusted for 10V out with the sensor at 100°C. Other pairs of temperatures may be used with this procedure as long as they are measured accurately by a reference sensor. Note that for +15V output (150°C) the V+ of the op amp must be greater than 17V. Also note that V- should be at least -4V: if V- is ground there is no voltage applied across the device

TEMPERATURE SENSORS 9-11

AD590




Figure 78. Typical Two-Trim Accuracy

#### **VOLTAGE AND THERMAL ENVIRONMENT EFFECTS**

The power supply rejection specifications show the maximum expected change in output current versus input voltage changes. The insensitivity of the output to input voltage allows the use of unregulated supplies. It also means that hundreds of ohms of resistance (such as a CMOS multiplexer) can be tolerated in series with the device.

It is important to note that using a supply voltage other than SV does not change the PTAT nature of the ADS90. In other words, this change is equivalent to a calibration error and can be removed by the scale factor trim (see previous page).

The AD590 specifications are guaranteed for use in a low thermal resistance environment with 5V across the sensor. Large changes in the thermal resistance of the sensor's environment will change the amount of self-heating and result in changes in the output which are predictable but not necessarily desirable.

The thermal environment in which the AD\$90 is used determines two important characteristics: the effect of self heating and the response of the sensor with time.




Figure 8. Thermal Circuit Model

Figure 8 is a model of the AD\$90 which demonstrates these characteristics. As an example, for the TO-52 package,  $\theta_{JC}$  is the thermal resistance between the chip and the case, about

#### 9-12 TEMPERATURE SENSORS

 $26^{\circ}$ C/watt.  $\theta_{CA}$  is the thermal resistance between the case and its surroundings and is determined by the characteristics of the thermal connection. Power source P represents the power dissipated on the chip. The rise of the junction temperature,  $T_1$ , above the ambient temperature  $T_A$  is:

$$T_{I} - T_{A} = P(\theta_{IC} + \theta_{CA}). \qquad \text{Eq. 1}$$

Table I gives the sum of  $\theta_{JC}$  and  $\theta_{CA}$  for several common thermal media for both the "H" and "F" packages. The heatsink used was a common clip-on. Using Equation 1, the temperature rise of an AD590 "H" package in a stirred bath at +25°C, when driven with a 5V supply, will be 0.06°C. However, for the same conditions in still as the temperature rise is 0.72°C. For a given supply voltage, the temperature rise varies with the current and is PTAT. Therefore, if an application circuit is trimmed with the sensor in the same thermal environment in which it will be used, the scale factor trim compensates for this effect over the entire temperature range.

MEDIUM	OIC + OCA	(°C/watt)	T (sec) (Note 3		
	Я	E	H	E	
Aluminum Block	30	10	0.6	0.1	
Stirred Oil ¹	42	60	1.4	0.6	
Moving Air ²					
With Heat Sink	45	-	5.0	-	
Without Heat Sink	115	190	13.5	10.0	
Still Air					
With Heat Sink	191	-	108	-	
Without Heat Sink	480	650	60	30	
·Note: 7 is dependent up	on velocity o	of oil; everage	e of seve	ral velocities	

h


S

listed above. Air velocity a 9ft/sec.


The time constant is defined as the time required to reach 63.2% of an instantaneous temperature change.

#### Table I. Thermal Resistances

The time response of the ADS90 to a step change in temperature is determined by the thermal resistances and the thermal capacities of the chip.  $C_{CH}$ , and the case,  $C_{C}$ .  $C_{CH}$  is about 0.04 wart-scc²C for the ADS90.  $C_{C}$  varies with the measured medium since it includes anything that is in direct thermal contact with the case. In most cases, the single time constant exponential curve of Figure 9 is sufficient to describe the time response, T (t). Table I shows the effective time constant, r, for several media.







OFFSET SCALING




Figure 10 Variable Scale Display

ดผืด

Figure 10 demonstrates the use of a low-cost Digital Panel Meter for the display of temperature on either the Kelvin, Celsius or Fahrenheit scales. For Kelvin temperature Pins 9, 4 and 2 are grounded, and for Fahrenheit temperature Pins 4 and 2 are left open.

The above configuration yields a 3 digit display with 1°C or 1°F resolution, in addition to an absolute accuracy of ±2.0°C over the -55°C to +125°C temperature range if a one-temperature calibration is performed on an AD590K, L, or M.




Figure 11. Series & Parallel Connection

Connecting several AD590 units in series as shown in Figure 11 allows the minimum of all the sensed temperatures to be indicated. In contrast, using the sensors in parallel yields the average of the sensed temperatures.

The circuit of Figure 12 demonstrates one method by which differential temperature measurements can be made, R1 and R2 can be used to trim the output of the op amp to indicate a desired temperature difference. For example, the inherent offset between the two devices can be trimmed in. If V+ and V- are radically different, then the difference in internal dissipation will cause a differential internal temperature rise. This effect can be used to measure the ambient thermal resistance seen by the sensors in applications such as fluid level detectors or anemometry.




Figure 13. Cold Junction Compensation Circuit for Type J Thermocouple

Figure 13 is an example of a cold junction compensation circuit for a Type J Thermocouple using the AD590 to monitor the reference junction temperature. This circuit replaces an ice-bath as the thermocouple reference for ambient temperatures between +15°C and +35°C. The circuit is calibrated by adjusting RT for a proper meter reading with the measuring junction at a known reference temperature and the circuit near +25°C. Using components with the T.C.'s as specified in Figure 13, compensation accuracy will be within ±0.5°C for circuit temperatures between +15°C and +35°C. Other thermocouple types can be accommodated with different resistor values. Note that the T.C.'s of the voltage reference and the resistors are the primary contributors to error.






Figure 14. 4 to 20mA Current Transmitter

Figure 14 is an example of a current transmitter designed to be used with 40V, 1kΩ systems; it uses its full current range of 4mA to 20mA for a narrow span of measured temperatures. In this example the 1µA/K output of the AD590 is amplified to 1mA/°C and offset so that 4mA is equivalent to 17°C and 20mA is equivalent to 33°C. RT is trimmed for proper reading at an intermediate reference temperature. With a suitable choice of resistors, any temperature range within the operating limits of the AD590 may be chosen.




Figure 15. Simple Temperature Control Circuit

Figure 15 is an example of a variable temperature control circuit (thermostat) using the AD590. RH and RL are selected to set the high and low limits for RSET. RSET could be a simple pot, a calibrated multi-turn pot or a switched resistive divider. Powering the AD590 from the 10V reference isolates the AD590 from supply variations while maintaining a reasonable voltage (~7V) across it. Capacitor C1 is often needed to filter extraneous noise from remote sensors. R_B is determined by the  $\beta$  of the power transitor and the current requirements of the load.

Figure 16 shows how the AD590 can be configured with an 8bit DAC to produce a digitally controlled set point. This




Figure 16. DAC Set Point

particular circuit operates from 0 (all inputs high) to +\$1°C (all inputs low) in 0.2°C steps. The comparator is shown with 1°C hysteresis which is usually necessary to guard-band for extraneous noise; omitting the 5.1MΩ resistor results in no hysteresis.




Figure 17. AD590 Driven from CMOS Logic

The voltage compliance and the revene blocking characteristic of the AD590 allows it to be powered directly from +5V CMOS logic. This permits easy multiplexing, switching or pulsing for minimum internal heat dissipation. In Figure 17 any AD590 connected to a logic high will pass a signal current through the current measuring circuitry while those connected to a logic zero will pass insignificant current. The outputs used to drive the AD 590's may be employed for other purposes, but the additional capacitance due to the AD590 should be taken into account.




Figure 18. Matrix Multiplexer

CMOS Analog Multiplexers can also be used to switch AD590 current. Due to the AD590's current mode, the resistance of such switches is unimportant as long as 4V is maintained across the transducer. Figure 18 shows a circuit which combines the principal demonstrated in Figure 17 with an 8 channel CMOS Multiplexer. The resulting circuit can select one of eighty sensors over only 18 wires with a 7 bit binary word. The inhibit input on the multiplexer turns all sensors off for minimum dissipation while idling.




Figure 19. 8-Channel Multiplexer

Figure 19 demonstrates a method of multiplexing the AD590 in the two-trim mode (Figure 7). Additional AD590's and their associated resistors can be added to multiplex up to 8 channels of ±0.5°C absolute accuracy over the temperature range of -55°C to +125°C. The high temperature restriction of +125°C is due to the output range of the op amps; output to +150°C can be achieved by using a +20V supply for the op amp.



# **High Precision 10V IC Reference**

AD581*

#### FEATURES

Laser-Trimmed to High Accuracy: 10.000 Volts ± 5mV (L and U) Trimmed Temperature Coefficient: 5ppm/°C max, 0 to +70°C (L) 10ppm/°C max, -55°C to +125°C (U) Excellent Long-Term Stability: 25ppm/1000 hrs. (Noncumulative) Negative 10 Volt Reference Capability Low Quiescent Current: 1.0mA max **10mA Current Output Capability** 3-Terminal TO-5 Package MIL-STD-883 Compliant Versions Available

# +Vs VOUT 0 GND TO-6 BOTTOM VIEW

FUNCTIONAL BLOCK DIAGRAM

#### PRODUCT DESCRIPTION

The AD581 is a three terminal, temperature compensated, monolithic band gap voltage reference which provides a precise 10.00 volt output from an unregulated input level from 12 to 30 volts. Laser Wafer Trimming (LWT) is used to trim both the initial error at +25°C as well as the temperature coefficient, which results in high precision performance previously available only in expensive hybrids or oven-regulated modules. The 5mV initial error tolerance and Sppm/ C guaranteed temperature coefficient of the AD581L represent the best performance combination available in a monolithic voltage reference.

The band-gap circuit design used in the AD581 offers several advantages over classical Zener breakdown diode techniques. Most important, no external components are required to achieve full accuracy and stability of significance to low power systems. In addition, total supply current to the device, including the output buffer amplifier (which can supply up to 10mA) is typically 750µA. The long-term stability of the band-gap design is equivalent or superior to selected Zener reference diodes.

The AD\$81 is recommended for use as a reference for 8-, 10or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD581J, K, and L are specified for operation from 0 to +70°C; the AD581S, T, and U are specified for the -55°C to +125°C range. All grades are packaged in a hermeticallysealed three-terminal TO-5 metal can.

#### **PRODUCT HIGHLIGHTS**

1. Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The ADS81L has a maximum deviation from 10.000 volts of ±7.25mV from 0 to +70°C, while the AD\$81U guarantees ±15mV maximum total error without external trims from -55°C to +125°C.

2. Since the laser trimming is done on the wafer prior to separation into individual chips, the AD\$81 will be extremely valuable to hybrid designers for its case of use, lack of required external trims, and inherent high performance.

- 3. The AD\$81 can also be operated in a two-terminal "Zener" mode to provide a precision negative 10 volt reference with just one external resistor to the unregulated supply. The performance in this mode is nearly equal to that of the standard three-terminal configuration.
- 4. Advanced circuit design using the band-gap concept allows the AD581 to give full performance with an unregulated input voltage down to 13 volts. With an external resistor, the device will operate with a supply as low as 11.4 volts.
- 5. The AD581 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD581/883B data sheet for detailed specifications.

# AD581 SDECIFICATIONS


Medal	Min	ADSEU Typ	Max	Min	ADS81K Typ	Max	Min	ADSIL Typ	Mas	Unite
OUTPUT VOLTAGE TOLERANCE										
(Error from nominal 10,000V output)	<u> </u>		230	<b> </b>		±10		<u> </u>	±5	<u>av</u>
OUTPUT VOLTAGE CHANGE Maximum Deviation from + 25°C			±13.5			±6.75			±2.25	ev.
Value, Tam to Tam (Temperature Coefficient)			30	ł		15			5	ppes/*C
LINE REGULATION				<u>}</u>						
ISVSV BN S 30V			3.6			3.0			3.0	mV.
13V ≤ Vm ≤ 15V	1		(0.002) 1.0	1		(0.002) 1.0			(0.002) 1.0	
13424W2134			(0.005)	ſ		(0.005)			(0.005)	ww
LOAD REGULATION				<u> </u>						
0≤L _{OUT} ≤SaA		200	500	ļ	200	500		200	500	µV/mA
QUIESCENT CURRENT	ļ	0.75	1.0		0.75	1.0		0.75	1.0	- A.
TURN-ON SETTLING TIME TOO. IN	ļ	280			200			200		- <u> </u>
NOISE (0.) to IOH2) LONG-TERM STABILITY		40		ļ	40			40		<u> "V/р-р</u>
SHORT-CIRCUIT CURRENT		25		<u> </u>	25			<u>25</u> 30		ppm/1000 hrs.
OUTPUT CURRENT	l	30		<u> </u>	30		. –	30		•A
Source @ + 25°C	10			10			10			=
Source Taxa to Taxa	5			5			5			eA.
Sink T _{ann} to T _{ann} Sink - 55°C to + 85°C	5			5			5			Αų αΑ
TEMPERATURE RANGE	<u> </u>			<u>⊢</u> •−						
Specified	•		+ 70	0		+ 70	0		+ 70	τ.
Operating	- 65		+ 150	- 65		+ 150	- 65		+ 150	<u>ح</u>
PACKAGE OPTION ² TO-5 (H-Q3B)				1	ADSEL			ADSHIL		1
10-3(H43)	L	ADSUI	n	<u></u>	AUMIN				n	L
ladel	Min	AD5015 Typ	Mas	Min	ADSEIT Typ	Max	Mie	ADSHU Typ	Max	Uaita
OUTPUT VOLTAGE TOLERANCE (Bror from nominal 10,000V output)		_	239			± 18			±5	ev
DUTPU I VOLTAGE CHANGE				<u></u>						1
Metumum Deviacion from + 25°C			2.30	1		#15			± 10	l ∎v
Value, T _{our} to T _{our} (Temperature Coefficient)			30			15			10	ppm/*C
LINE REGULATION			<u>~</u>			- 17		_		
ISV = VIN = 30V	1		3.0			3.6			3.0	=v
			(0.003)	1		(8.002)			(0.002) 1.0	14.V 14.V
13V≤V _{D1} ≤15V			1.0 (0.005)	1		1.0 (0.005)			(0.005)	w
LOAD REGULATION				<u> </u>						
9≤t _{out} ≤5mA		200	500		200	500		280	500	µ.V/mA
QUIESCENT CURRENT	<u> </u>	0.75	1.0	ļ	0.75	1.0		0.75	1.0	<b>BA</b>
TURN-ON SETTLING TIME TOO IN	<b> </b>	200			200			200		<b>64</b>
NOISE(0.1 to 10Hz)		40						40		µ.V/p-p
LONG-TERM STABILITY	<b> </b>	25			25			<u></u>		ppm/1000 hrs
SHORT-CIRCUIT CURRENT	—	30		+	30			30		mA
OUTPUT CURRENT Source in + 25°C	10			10			10			-
Source Taue to Taue	5			5			5			84
Sink Taun to Taun	200			200			200			Au Au
Sink - 55°C to + 85°C TEMPERATURE RANGE	+?			+			- <u></u>			1
Specified	- 55		+ 125	- 55		+ 125	- 55		+ 125	<b>T</b>
Operating	- 65		+ 150	- 65		+ 150	- 65	<u> </u>	+ 150	2
PACKAGE OPTION ² TO-5 (H-03B)		ADSEIS	iH		ADSUI	пн		ADSHI	л	
NOTES					ABSO	LUTEM	AXIMU	MRATI	NGS	
See Fagure 7.										
² H = Hermesic Metal Can. For outline informat Specifications subject to change without notice.		cu <b>ng</b> e Inform	INTIGE SECTION.		Power	Dissipatio	ma @ +	25°C		
without an operation of the state of t					Operat	ing Junct	ion Tem	perature	Range .	55°C to
Specifications shown in buildface are tested on a	di product	xon unns ai G	nal electri-		I and 1	emperate	ure (Sold	ering, 10	ес)	
al sept. Results from those tests are used to cal										


VOLTAGE REFERENCES 6-9

6-10 VOLTAGE REFERENCES

#### APPLYING THE AD581

The AD581 is easy to use in virtually all precision reference applications. The three terminals are simply primary supply, ground, and output, with the case grounded. No external components are required even for high precision applications; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD581 requires less than 1mA quiescent current from an operating supply range of 12 to 30 volts.





An external fine trum may be desired to set the output level to exactly 10.000 volts within less than a millivolt (calibrated to a main system reference). System calibration may also require a reference slightly different from 10.00 volts. In either case, the optional trum circuit shown in Figure 2 can offset the output by up to  $\pm 30$  millivolts (with the 22 $\Omega$  resistor), if needed, with minimal effect on other device characteristics.

## Applying the AD581




Figure 2. Optional Fine Trim Configuration




Figure 3. Simplified Schematic

AD581

#### **VOLTAGE VARIATION VS. TEMPERATURE**

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., 10ppm/°C. However, because of nonlinearities in temperature characteristics, which originated in standard Zener references (such as "S" type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3, 5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristic of the AD581 consistently follows the S-curve shown in Figure 4. Three-point measurement of each device guarantees the error band over the specified temperature range.

The error band which is guaranteed with the AD581 is the maximum deviation from the initial value at  $*25^{\circ}$ C; this error band is of more use to a designer than one which simply guarantees the maximum total change over the entire range (i.e., in the latter definition, all of the changes could occur in the postive direction). Thus, with a given grade of the AD581, the designer can easily determine the maximum total error from initial tolerance plus temperature variation (e.g., for the AD581T, the initial tolerance is  $\pm 10$ mV, the temperature error band is  $\pm 15$  MV to the unit is guaranteed to be 10.000 volts  $\pm 25$  mV from  $-55^{\circ}$ C to  $+125^{\circ}$ C).




Figure 4. Typical Temperature Characteristic

#### **OUTPUT CURRENT CHARACTERISTICS**

The AD581 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output cur-




Figure 5. AD581 Output Voltage vs. Sink and Source Current

rent characteristics of the device are shown in Figure 5. Source current is displayed as negative current in the figure; sink current is positive. Note that the short circuit current (i.e., zero volts output) is about 28mA; when shorted to +15 volts, the sink current goes to about 20mA.

#### DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 6 displays the turn-on characteristic of the AD581. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supples off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within ±10 millivolt is about 180µs, and there is no long thermal tail appearing after the point.




Figure 6. Output Settling Characteristic




Figure 7. Spectral Noise Density and Total rms Noise vs. Frequency





Figure 8. Quiescent Current vs. Temperature

#### VOLTAGE REFERENCES 6-1

6-12 VOLTAGE REFERENCES

#### PRECISION HIGH CURRENT SUPPLY

The AD581 can be easily connected with power pnp or power darlington pnp devices to provide much greater output current capability. The curcuit shown in Figure 9 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The 0.1 $\mu$ F capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.



#### Figure 9. High Current Precision Supply

#### CONNECTION FOR REDUCED PRIMARY SUPPLY

While line regulation is specified down to 13 volts, the typical AD581 will work as specified down to 12 volts or below. The current sink capability allows even lower supply voltage capability such as operation from 12V 15% as shown in Figure 10. The 560Ω resistor reduces the current supplied by the AD581 to a manageable level at full 5mA load. Note that the other bandgap references, without current sink capability, may be damaged by use in this circuit configuration.




Figure 10. 12-Volt Supply Connection

#### THE AD581 AS A CURRENT LIMITER

The AD581 represents an alternative to current limiter diodes which require factory selection to achieve a desired current. This approach often results in temperature coefficients of  $150^{\circ}$  C. The AD581 approach is not limited to a defined set current limit; it can be programmed from 0.75 to 5mA with the insertion of a single external resistor. Of course, the minimum voltage required to drive the connection is 13 volts. The AD580, which is a 2.5 volt reference, can be used in this type of circuit with compliance voltage down to 4.5 volts.

## AD581

OVOLTS :

R

Figure 11. A Two-Component Precision Current Limiter

The AD581 can also be used in a two-terminal "Zener" mode

to provide a precision -10.00 volt reference. As shown in Fig-

ure 13, the  $V_{\rm EV}$  and  $V_{\rm OUT}$  terminals are connected together to the high supply (in this case, ground). The ground pin is connected through a resistor to the negative supply. The output is now taken from the ground pin instead of  $V_{\rm OUT}$ . With ImA flowing through the AD581 in this mode, a typical unit will show a 2mV increase in output level over that produced in the three-terminal mode. Note also that the effective output

impedance in this connection increases from  $0.2\Omega$  typical to 2 ohms. It is essential to arrange the output load and the sup-

ply resistor, Re, so that the net current through the AD581 is

always between 1 and 5mA. For operation to +125°C, the net

current should be between 2 and 5mA. The temperature charac-

teristics and long-term stability of the device will be essentially

The AD581 can also be used in a two-terminal mode to develop

the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the negative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 10.5 volts. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD581 always remains within its regulating range of 1 to 5 mA (2 to 5 mA

Figure 12. Two-Terminal - 10 Volt Reference

a positive reference. VIN and VOUT are tied together and to

the same as that of a unit used in the standard three-terminal

NEFERENCE CIRCUI

mode.

for operation beyond +85°C).

**NEGATIVE 10-VOLT REFERENCE** 

a 19Y

AD581

#### 10 VOLT REFERENCE WITH MULTIPLYING CMOS D/A OR A/D CONVERTERS

The AD581 is ideal for application with the entire AD7533 series of 10- and 12-bit multiplying CMOS D/A converters. especially for low power applications. It is equally suitable for the AD7574 8-bit A/D converter. In the standard hook-up, as shown in Figure 14, the +10 volt reference is inverted by the amplifier/DAC configuration to produce a 0 to -10 volt range. If an AD308 amplifier is used, total quiescent supply current will typically be 2mA. If a 0 to +10 volt full scale range is desired, the AD\$81 can be connected to the CMOS DAC in its -10 volt "Zener" mode, as shown in Figure 12 (the -10VREF output is connected directly to the VREP IN of the CMOS DAC). The AD581 will normally be used in the -10 volt mode with the AD7574 to give a 0 to +10 volt ADC range. This is shown in Figure 14. Bipolar output applications and other operating details can be found in the data sheets for the **CMOS** products.




Figure 13. Low Power 10-Bit CMOS DAC Application

#### PRECISION 12-BIT D/A CONVERTER REFERENCE

The AD562, like most D/A converters, is designed to operate with a  $\times 10$  volt reference element. In the AD562, this 10 volt reference voltage is converted into a reference current of approximately 0.5mA via the internal 19.95kΩ resistor (in series with the external 100Ω trimmer). The gain temperature coefficient of the AD562 is primarily governed by the temperature tracking of the 19.95kΩ resistor and the 5k10k span resistors; this gain T.C. is guaranteed to 3ppm⁶ C. Thus, using the AD581L (at Sppm⁶ C) as the 10 volt reference guarantees a maximum full scale temperature coefficient of 8ppm⁶ C over the commercial range. The 10 volt reference also supplies the normal ImA bipolar offset current through the 9.95k bipolar offset resistor. The bipolar offset T.C. thus depends only on the T.C. matching of the bipolar offset resistor to the input reference resistor and is guaranteed to 3ppm⁶ C.




Figure 14. AD581 as Negative 10-Volt Reference for CMOS ADC




Figure 15. Precision 12-Bit D/A Converter

VOLTAGE REFERENCES 6-13

#### PRELIMINARY

# PALCE22V10Z-25



IND

#### **DISTINCTIVE CHARACTERISTICS**

- Zero-power CMOS technology
  - 15 μA standby current
  - 25 ns first-access propagation delay
- Unused product term disable for reduced power consumption
- Industrial Operating Range
  - Tc = -45°C to +85°C
  - Vcc = +4 5 V to +5 5 V
- HC- and HCT-compatible inputs and outputs
- Electrically-erasable technology provides reconfigurable logic and full testability
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs

#### **GENERAL DESCRIPTION**

The PALCE22V10Z is an advanced PAL device built with zero-power, high-speed, electrically-erasable CMOS technology. It provides user-programmable logic for replacing conventional zero-power CMOS SSI/MSI gates and flip-flops at a reduced chip count

The PALCE22V10Z provides zero standby power and high speed. At 15  $\mu$ A maximum standby current, the PALCE22V10Z allows battery powered operation for an extended period.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products teeds

 Varied product term distribution allows up to 16 product terms per output for complex functions

Advanced

Micro Devices

- Global asynchronous reset and synchronous preset for Initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP and 28-pin PLCC packages save space

the output macrocell. Each macrocell can be pro-

grammed as registered or combinatorial, and active

high or active low. The output configuration is deter-

mined by two bits controlling two multiplexers in each

AMD's FusionPLD program allows PALCE22V10Z de-

signs to be implemented using a wide variety of popular

industry-standard design tools. By working closely with

the FusionPLD partners, AMD certifies that the tools

provide accurate, quality support. By ensuring that third-

party tools are available, costs are lowered because a

designer does not have to buy a complete set of new

tools for each device. The FusionPLD program also

greatly reduces design time since a designer can use a


tool that is already installed and familiar. Please refer to

the PLD Software Reference Guide for certified devel-

opment systems and the Programmer Reference Guide


for approved programmers.

macrocell.




#### CONNECTION DIAGRAMS

**Top View** 







G

Pin 1 is marked for orientation.

#### **PIN DESCRIPTION**

Note:

CLK	-	Clock
CNID	-	Ground

JNU	•	Ground
		1


- I = Input I/O = Input/Output
- NC = No Connect
- Vcc Supply Voltage
- ____

2-253 2.254

#### ORDERING INFORMATION

#### Industrial Products

AMD programmable logic products for industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of these elements:



#### FUNCTIONAL DESCRIPTION

The PALCE22V10Z is the zero-power version of the PALCE22V10. It has all the architectural features of the PALCE22V10Z has zero standby power and unused product term disable.

The PALCE22V10Z allows the systems engineer to implement the design on-chip, by programming EE cells to conligure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PALCE22V10Z has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits So - Si. Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the multiplexer. Erasing the bit disconnects the control line from GND and it floats to Vcc (1), selecting the "1" path. The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

#### Variable Input/Output Pin Ratio

The PALCE22V10Z has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

#### **Registered Output Configuration**

Each macrocell of the PALCE22V10Z includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_1 = 0$ ), the array feedback is from  $\overline{O}$  of the flip-flop.


#### **Combinatorial I/O Configuration**

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop  $(S_1 = 1)$ . In the combinatorial configuration the feedback is from the pin.

Valid Combin	ations
PALCE22V10Z-25	PI, JI

#### Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD safes office to confirm availability of specific valid combinations, and to check on newly released combinations.




S1	So	Output Configuration
0	0	Registered/Active Low
0	1	Registered/Active High
1	0	Combinatorial/Active Low
1	1	Combinatorial/Active High


0 = Programmed EE bit 1 = Erased (charged) EE bit


09849-004A

Figure 1. Output Logic Macrocell



Registered/Active Low





Combinatorial/Active High

So = 0

S1 = 1

 $\sim$ 

09649-0058

Registered/Active High

## Preset/Reset

Each output has a three-state output buffer with three-For initialization, the PALCE22V10Z has additional state control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always

the clock.

Figure 2. Macrocell Configuration Options

#### Programmable Output Polarity

disabled.

Programmable Three-State Outputs

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit So in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high (So = 1).

Presel and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

#### Zero-Standby Power Mode

The PALCE22V10Z features a zero-standby power mode. When none of the inputs switch for an extended period (typically 50 ns), the PALCE22V10Z will go into standby mode, shutting down most of its internal circuitry. The current will go to almost zero (lcc <  $15 \mu$ A). The outputs will maintain the states held before the device went into the standby mode.

When any input switches, the internal circuitry is fully enabled and power consumption returns to normal. This feature results in considerable power savings for operation at low to medium frequencies. This savings is illustrated in the Icc vs. frequency graphs.

#### Product-Term Disable

On a programmed PALCE22V10Z, any product terms that are not used are disabled. Power is cut oll from these product terms so that they do not draw current. As shown in the Icc vs. frequency graphs, product-term disabling results in considerable power savings. This savings is greater at the higher frequencies.

#### **Power-Up Reset**

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10Z will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

#### **Register Preload**

The registers on the PALCE22V10Z can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

#### Security Bit

After programming and verification, a PALCE22V10Z design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer. securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

#### Programming and Erasing

The PALCE22V10Z can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

#### Quality and Testability

The PALCE22V10Z offers a very high level of built-in quality.


The erasability of the CMOS PALCE22V10Z allows direct testing of the device array to guarantee 100% programming and functional yields.

#### Technology

The high-speed PALCE22V10Z is fabricated with AMD's advanced electrically-erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with HC and HCT devices. This technology provides strong input-clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

2-257 2-258

#### LOGIC DIAGRAM SKINNYDIP (PLCC) Pinouts



## ABSOLUTE MAXIMUM RATINGS

ity. Programming conditions may differ.

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc + 0.5 V
DC Output or I/O Pin	
Voltage	-0.5 V to Vcc + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current (TA = 0°C to +	75°C) 100 mA
Stresses above those listed unde ings may cause permanent device above these limits is not implied. E mum Ratings for extended periods	failure. Functionality at or xposure to Absolute Maxi-

# OPERATING RANGES Industrial (I) Devices Operating Case Temperature (Tc) -45°C to +85°C Supply Vottage (Vcc) with Respect to Ground +4.5 V to +5.5 V Operating Ranges deline those limits between which the functionality of the device is guaranteed

# DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

		PRELIMINARY				
Parameter Symbol	Parameter Description	Test Conditions	Test Conditions			
Vон	Output HIGH Voltage	VIN = VIH OF VIL IOH = 6 mA				v
		Vcc = Min.	юн = 20 µА	Vcc- 0.1		v
Vol	Output LOW Voltage	VIN = VIH OF VL	lot = 16 mA		0.5	v
		Vcc = Min.	lor = 6 mA		0.33	V
			loc = 20 μA		0.1	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2)		2.0		V
VL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1, 2)			0.9	v
Ін	Input HIGH Leakage Current	Vin = 5.5 V, Vcc = Max. (No	te 3)		10	μA
la_	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note	3)		-10	μA
Югн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. Vin = Vin or Vil (Note 3)			10	μА
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vw = VH of VE (Note 3)			-10	μA
Isc	Output Short-Circuit Current	Vout ~ 0.5 V Vcc = Max	(Note 4)	-30	-150	mA
lcc	Supply Current	Outputs Open (lour = 0 mA)	f = 0		15	μA
		Vcc = Max.	f = 25 MHz		120	mA

#### Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. Represents the worst case of HC and HCT standards, allowing compatibility with either.

3. VO pin leakage is the worst case of III, and Iozi, (or Iw and Iozi).

4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vourt = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

09849-006A

## **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
Cin	Input Capacitance	Vin = 2.0 V	$V_{CC} = 5.0 V$ Ta = 25°C	5	
Cout	Output Capacitance	Vout = 2.0 V	1 = 1 MHz	8	pF


Note:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified. where capacitance may be affected.

		PI	RELIMINARY			
Parameter Symbol	Parameter D	escription		Min.	Max.	Unit
1PD	Input or Feed Input Switchir	back to Combinatorial ( ing when Device is in St	Dutput andby Mode		25	ns
	Input Switchin	ng when Device is not in	n Standby Mode		20	ns
ts	Setup Time Ir	rom Input, Feedback or	SP to Clock	15		ns
tH	Hold Time			0		ns
tco	Clock to Output			15	ns	
tan	Asynchronous Reset to Registered Output			25	ns	
LARW	Asynchronous Reset Width		25		ns	
TARR	Asynchronous Reset Recovery Time		)	25		ns
tspr	Synchronous	Preset Recovery Time		25		ns
tw.	Clock Width	LOW		13		ns
twi		HIGH		13		ns
IMAX	Maximum Frequency	External Feedback	1/(ts + tco)	33.3		MHz
	(Note 3)	Internal Feedback (to	лт)	35.7		MHz
IEA	Input to Output Enable Using Product Term Control		ct Term Control		25	ns
1ER	Input to Outp	Input to Output Disable Using Product Term Control			25	ns


#### SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

## SWITCHING WAVEFORMS






**Registered** Output




**Combinatorial Output** 



09849-0128

**Clock Width** 

Input to Output Disable/Enable



**Asynchronous Reset** 

Synchronous Preset

#### Notes:


1. VT = VCC/2.

- Input pulse amplitude 0 V to Vcc
   Input rise and fall times 2-5 ns typical.


3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time

the design is modified where frequency may be affected.


#### **KEY TO SWITCHING WAVEFORMS**




SWITCHING TEST CIRCUIT



Specification	S1	CL	Rı	R ₂	Measured Output Value
IPD, ICO	Closed				Vcc/2
lea	$Z \rightarrow H$ : Open Z $\rightarrow L$ : Closed	30 pF	820 Ω	820 Ω	Vcc/2
ten	$H \rightarrow Z$ : Open L $\rightarrow Z$ : Closed	5 pF			H → Z: VoH - 0.5 V L → Z: VoL + 0.5 V





Frequency (Hz)

15700A-002B

*Percent of product terms used.

Icc vs. Frequency

#### **ENDURANCE CHARACTERISTICS**

The PALCE22V10Z is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed – a leature which allows 100% testing at the factory.

Symbol	Parameter	Min.	Units	Test Conditions
toa	Min. Pattern Data Retention Time	20	Years	Max. Operating Temperature
N	Min Reprogramming Cycles	100	Cycles	Normal Programm Conditions


#### **ROBUSTNESS FEATURES**

Endurance Characteristics


The PALCE22V102-25 has some unique leatures that make it extremely robust, especially when operating in high speed design environments. Input clamping circuitry limits negative overshoot, eliminating the possi-

bility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

#### **INPUT/OUTPUT EQUIVALENT SCHEMATICS**







Typical Output


130618-003A

## POWER-UP RESET


The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max.	Unit
tea	Power-up Reset Time	1000	ns
ts	Input or Feedback Setup Time	See Sw	itching
tw. Clock Width LOW		Charact	eristics



**Power-Up Reset Waveform** 



VDD = Pin 16

VSS = Pin 8

Q6 - Pin 4 Q8 - Pin 14 Q10 - Pin 15

Q7 = Pin 6 Q9 = Pin 13

"The formulas given are for the typical characteristics only at 25 C

Reset 120

This device contains protection cir-

cultry to guard against damage due

to high static voltages or electric

fields. However, precautions must

be taken to avoid applications of any

voltage higher than maximum rated

voltages to this high-impedance cir-

cuit For proper operation, Vin and

Vout should be constrained to the

range VSS < (Vin or Vout) < VDD

Unused inputs must always be tied

to an appropriate logic voltage level

(e.g., either VSS or VDD) Unused outputs must be left open.

Min Max

_

_

4 95 _

9.95

14 95

----

35

70 _

110 ----

-20

_ 25

40

60

125 _

1 7

0 36

09 _

24 _

0.36

09

24

_

_ _

_

-

_

Max

0.05

0.05

0 05 _

-

-

~

15

30

40 -

_

_

10

20

25

_

----

_

~

_

_

_

_

· 0 1

75

50

10

20

42

8.8

125°C

0.05

0.05

0.05

----

_

15

30

40

10

---

-

....

--

.10

150

300

600

Unit

v

v

v

v

Vdc

Vdc

mA

mA

μA

pF

μA

μA

## MC14060B

## MC14060B


FIGURE 3 - OSCILLATOR CIRCUIT USING RC CONFIGURATION

#### SWITCHING CHARACTERISTICS (CL = 50 pF. TA = 25°C)

Characteristic	Symbol	VDO Vdc	Min	Тур #	Mex	Unit
Output Rise Time (Counter Outputs)	тін	50 10 15	111	40 25 20	200 100 80	ns
Output Fall Time (Counter Outputal	17HL	50 10 15	-	50 30 20	200 100 80	ns
Propagation Delay Time Clock to Q4	¹ Р[н 19нц	50 10 15		415 175 125	740 300 200	ns
Clock to Q14		50 10 15		15 07 04	27 13 10	۶م
Clock Pulse Width	TwH	50 10 15	100 40 30	888		- 13
Clock Pulse Frequency	*•	50 10 15	-	5 14 17	35 8 12	MHz
Clock Rise and Fatt Time	тін 1ты	50 10 15	No Linii			na.
Reset Pulse Width	t _w	50 10 15	120 60 40	40 15 10		ns
Propagation Datay Time Reset to On	1PHL	50 10 15	1 1	170 80 60	360 160 100	ns

#Data labelled. Typ is not to be used for design purposes but is Intended as an indication of the IC's potential performance









FIGURE 2 - SWITCHING TIME TEST CIRCUIT


AND WAVEFORMS




TYPICAL RC OSCILLATOR CHARACTERISTICS

FIGURE 4 - RC OSCILLATOR STABILITY









#### FIGURE 7 - TYPICAL DATA FOR CRYSTAL OSCILLATCR CIRCUIT

FIGURE 6 - TYPICAL CRYSTAL OSCILLATOR CIRCUIT



Characteristic	500 kHz Circuit		Unit
Crystal Characteristics	1		
Resonant Frequency	500	32	LHZ
Equivalent Resistance, RS	1.	62	۲Đ
External Resistor/Capacitor Values	1		
^я о	47	140	١Û
CT	82	82	pf
Cs	20	20	pF
Frequency Stability	<b>†</b>		
Frequency Changes as a Function			
of VDD (TA = 25°C)			
VDD Change from 5.0 V to 10 V	+60	+20	ppm
VDD Change from 10 V to 15 V	+20	+20	ppm
Frequency Change as a Function			
of Temperature (VDD = 10 V)			
TA Change from - 55°C to + 25°C			
Complete Oscillator*	+ 100	+ 120	opm
TA Change from + 25°C to + 125°C			
Complete Oscillator*	- 160	- 560	ppm

*Complete oscillator includes crystal capacitors and resistors



## Panasonic

#### **General Description**

The LCR Series is a sealed load acid rechargeable battery system. The lead calcium rechargeable (LCR) battery, will stand up to tough operating conditions such as overcharge and deep discharge. In field service, troubles due to abnormal, improper operation or insusse are reduced to a minimum.

#### **Applications**

- Consumer Applications Portable VTR VCR, TV, record players, tape recorders, vacuum cleaners and appliances, and as portable power supplies
- Communication and Telephone Equipment Cordlesss portable telephones, and transceivers
- Office Equipment
   Portable calculators, computers, electronic cash registers,
   printer, and typewriters
- Memory Back up & UPS
   UPS systems: electronic cash registers, computers, sequencers
- Tools and Engine start Grass and target transies, cordeos drills, screwdrivers, engine start, and electric saws
- Instrument and Medical Equipment
   Electronic instruments, measuring equipment, medical electronics, and heart delibrillators
- Photography
- Electronic comeran strobe, VTR and movie lights • Toys and Hobby
- Radio-controllers motor driving, lights • Emergency Devices Lights free and burglar plarms communic
- Lights, fire and burglor plarms, communication systems, fire shutters

#### Features

- Exceptional deep discharge recovery
- Long service life. float or cyclic
- Starved electrolyte
- Maintenance free operation
   Charge, discharge, or store in any position
- Charge, discharge, or store in any positili
   No corrosive gas generation
- Leakproof design
- No memory effect
- Approved as dry citil: for airshipment by Department of Transportation and IATA
- #MH3723(N)


#### • Temperature Range Summary

5~~122^F	15°~50°C
32 - 104 °F	0°~40^C
5^~104°F	-15^~407
	32"~104"F

#### Charging method and battery application


				Compact/S	ресіанту тур	•			
	Cyclic operation Regulation range of	Trickle operation Regulation range of	Float operation Regulation range of	LCR-1812VBN	5 12	18	19	7 89(200 5)	Γ
	controlled voltage 6 volt batteries	controlled voltage: 6 volt batteries	controlled voltage 6 volt batteries	LCS 2012VBN	12	20	21	7 90(200 7)	l
Constant Voltage	7.3V to 7.5V	6 8V to 6.9V	6.8V to 6.9V	LCS 2312AVB		53	24	7 17(182)	Į
	12 volt batteries 14 6V to 15 0V	12 volt batteries: 13.6V to 13.8V	12 volt batteries 13 6V to 13 8V	LCS-2012BVB		20	22	1 14(29)	i

## RECHARGEABLE SEALED LEAD-ACID BATTERIES



#### Cycle Life

Cycle life is very much dependent on the depth of the Jischarge which the battery encounters during each cycle.



#### • Float or Back up Life

The expected float life at room temperature is approximately 8 years on the basis of accelerated tests.

#### e"Shelf Life"

7

Self-discharge rate is very much dependent on the storage temperature as shown in the graph. Lower temperatures allow the battery to be stored for longer periods. (Each ten degree drop results in a halving of self-discharge rate and doubles storage time.)

I ICS
LCS
LCS
ιcs
LCS
ICS
LCS
LCS

Shelf Lile vs Storage Temperature

	r	Nominel	Capacity		Dimen	sions			[]
Model Number	Nominal Voltege	10 hour rate	20 hour rate	Longth	Width	l Height	Total Height (noluting services)	Weight (Approx.)	Stendard Terminals or Connectors
	w	(Ah)	(Ah)	inch (mm)	inch (mm)	Inch (mm)	inch (mm)	lbs. (g)	

2 16(56) 0 66(300)

Faston Type 187

6 12 13 382(97) 094(24) 197(50)

## Ceneral Type

			1 . •		,		1		
LCR 12V1 3P	12	12	13	3 82(97)	1 87(47 5)	1 97(50)	2 16(56)	1 30(5 90)	•
LCR 12V2 2P	12	20	22	6 97(177)	1 34(34)	2 36(60)	2 60(66)	1 76(800)	·
LCT 1912AP	- 12	18	1.9	0 94(23 6)	7 17(182)	2 33(61 5)	2 43(61 7)	1 40(635)	Pressure Contact
LCR 6V2 4P	6	22	24	2 60(66)	1 30(33)	3 88(98 5)	4 11(104 5)	1 15(520)	Feston Type 187
LCR 6V3 4P	6	30	3.4	5 28(134)	1 34(34)	2 36(60)	2 60(66)	1 36(620)	•
LCR 12V3.4P	12	30	34	5 28(134)	2 64(67)	2 36(60)	2 60(6G)	2 73(1240)	•
LCA 6V3 2P	6	30	32	2 60(66)	1 30(33)	4 69(119)	4 92(125)	1 46(660)	•
LCR 6V4P	6	37	40	2 76(70)	1 89(48)	4 02(102)	4 25(108)	1 83(830)	•
LCR 6V4PL	6	37	40	2.76(70)	1 89(48)	4 02(102)	4 02(102)	1 83(830)	Lead wire Type
LCR 12V4PF	12	37	40	2 76(70)	3 82(9/)	4 02(102)	4 33(110)	3 66(1660)	Faston Type 187
LCR 6V6 5P	6	60	65	5 95(151)	1 34(34)	3 70(94)	3 94(100)	2 54(1150)	Fasion Type 187 or 250
LCR 12V6 5P	12	60	65	5 95(151)	2 54(64 5)	3 70(94)	3 94(100)	4 85(2200)	•
LCR 6V10PA	6	88	1 100	5 95(151)	1 97(50)	3 70(94)	3 94(100)	3 86(1750)	•
LCR 12V10PF	12	93	100	5 95(151)	3 96(101)	3 70(94)	4 01(102)	7 72(3500)	· ·
LCR 12V17P	12	15	17	7.13(181)	3 00(76)	6 58(167)	6 58(167)	13 7(6200)	M5 Boll and Nut type

#### Large Capacity Type

LCL 12V20P	12	18	20	7 28(185)	4 92(125)	6 50(165)	6 50(165)	16 5(7 5)	M5 Bolt and Nut type
LCL 12V24P	12	22	24	4 92(125)	6 50(165)	6 89(175)	6 89(175)	19 2(8 7)	•
LCL 12V38P	12	35	38	7 76(197)	6 50(165)	6 89(175)	6 89(175)	28 7(13)	M6 Bolt and Nut type
LCL 12V65P	12	57	65	13 8(350)	6 54(166)	6 85(174)	6 85(174)	41 9(19)	•
LCR 12VBOP	12	70	80	16 03(407)	6 82(173)	8 27(210)	9 69(246)	80 0(36)	M8 Bolt and Nut type
LCR 12V100P	12	86	100	19 77(502)	7 09(180)	8 27(210)	10 04(255)	100 0(45)	•
LCR 12V120P	12	104	120	19 89(505)	8 67(220)	8 27(210)	10 04(255)	115 0(52)	-

#### High Rate Type

LCS 214P	4	21	22	1 90(48 3)	1 41(35 8)	2 48(63 1)	2 52(63 9)	0 57(260)	Pressure Contact
LCS 218P	8	21	22	1 89(48 0)	2 65(67 3)	2 46(63 1)	2 50(63 4)	1 15(520)	•
LCS-316P		31	32	1 89(48 0)	2 65(67 3)	3 56(90 3)	3 57(90 6)	1 59(720)	•
LCS-384P	4	38	40	1 88(47.6)	1 40(35 5)	4 6(118 7)	4 69(119)	1 08(490)	•
LC5-386P	6	38	40	2 03(51.5)	1 68(47 7)	4 67(118 7)	4 69(119)	1 52(690)	•
LCS-414P	4	41	43	1 88(47 8)	1 40(35 5)	4 67(118 7)	4 69(119)	1 12(510)	•
LCS-416P	6	41	43	1 66(47 8)	2 03(51 5)	4 67(118 7)	4 69(119)	1 63(740)	•
LCS 2912PL	12	29	30	4 02(102)	2 19(55 5)	3 11(79)	3 14(79 8)	2 76(1250)	Leadwire Type

#### Compact/Speciality Type

LTR-1812VBNC	12	18	19	7 89(200 5)	0 98(24 8)	2 38(60 5)	2 38(60 5)	1 54(700)	DC Plug
LCS 2012VBNC	12	20	21	7 90(200 7)	Q 38(24 B)	2 43(61 8)	2 43(61 8)	1 54(700)	Pressure contact
LCS-2312AVBNC	12	53	24	7 17(182)	0 94(23 85)	2 42(61 5)	2 43(61 7)	1 40(635)	•
LCS-2012BVBN	12	20	22	1 14(29)	3 11(79)	6 02(153)	6 02(153)	1 58(715)	·

## TW SERIES **REGULATED DC/DC CONVERTERS** 24 PIN DIP

## FEATURES:

- HIGH PERFORMANCE TT INPUT FILTER
- SINGLE AND DUAL OUTPUTS
- HIGHLY REGULATED ISOLATED OUTPUTS
- 100% BURN IN
- HIGH EFFICIENCY
- HIGH RELIABILITY
- NO EXTERNAL COMPONENTS

## SPECIFICATIONS:

BOUTPUT VOLTAGE STABILITY BOUTPUT VOLTAGE ACCURACY


1 5% RECULATION

Line 10 5% Max



B OPERATING TEMPERATURE -25°C to + 71°C STORAGE TEMPERATURE -40°C to + 100°C EFFICIENCY 55% Min

1.8W-3W




P.O. BOX 398, PATERSON, N.J. 07544 (201) 345-5885 FAX: (201) 345-1264

INPUT-OUTPUT ISOLATION

500 VDC Min

## 24-PIN DIP DC/DC CONVERTERS (continued)

INPUT VOLTAGE (VDC)	OUTPUT VOLTAGE (VDC)	OUTPUT CURRENT (mA)	MODEL NUMBER	PRICE 1-9 GTY
VULIAGE (VDC)	15	± 180	TW1 8-5-5	29 00
	15	± 300	TW3-5-5	34 00
	19	± 100	TW1.8-5-9	29 00
5	±9	± 167	TW3-5-9	34.00
	± 12	± 75	TW1.8-5-12	29 00
(4.75-5.25)	± 12	± 125	TW3-5-12	34 00
	± 15	± 60	TW1 8-5-15	29 00
	± 15	± 100	TW3-5-15	34 00
	15	± 180	TW1.8-12-5	29.00
	15	± 300	TW3-12-5	34 00
12	± 12	± 75	TW1 8-12-12	29.00
	112	± 125	TW3-12-12	34 00
(11.40-12.60)	115	± 60	TW1 8-12-15	29 00
·	± 15	± 100	TW3-12-15	34 00
	15	± 180	TW1 8-24-5	29 00
	15	± 300	TW3-24-5	34.00
24	± 12	± 75	TW1-8-24-12	29,00
(22.80-25.20)	± 12	1 125	TW3-24-12	34 00
(22.00-25.20)	± 15	± 60	TW1 8-24-15	29 00
	± 15	± 100	TW3-24-15	34 00
	±5	± 180	TW1 8-28-5	29 00
	±5	± 300	TW3-28-5	34 00
28	± 12	175	TW1 8-28-12	29.00
(26.60-29.40)	± 12	± 125	TW3-28-12	34 00
(20.00-29.40)	115	± 60	TW1 8-28-15	29 00
	115	1 100	TW3-28-15	34 00
	15	± 180	TW1 8-48-5	29 00
	±5	± 300	TW3-48-5	34 00
48	± 12	± 75	TW1 8-48-12	29 00
	112	± 125	TW3-48-12	34 00
(45.60-50.40)	115	± 60	TW1 8-48-15	29 00
	115	± 100	TW3-48-15	34 00





Pin Connections							
PIN	SINGLE	DUAL					
1	+ V INPUT	+ V INPUT					
2	NG.	- V OUTPUT					
3	NC	COMMON					
10	- V OUTPUT	COMMON					
11	+ Y OUTPUT	+ V OUTPUT					
12	- V INPUT	- Y INPUT					
13	- V INPUT	-VINPUT					
14	+ V OUTPUT	+ V OUTPUT					
15	- Y OUTPUT	COMMON					
22	NC.	COMMON					
23	NC	- V OUTPUT					
24	+ V INPUT	+ V INPUT					



# National Semiconductor

## A to D, D to A

## ADC0808, ADC0809 8-Bit µP Compatible A/D Converters With 8-Channel Multiplexer


#### **General Description**

#### The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 8-channel multiplexer can directly access any of 8-single-ended analog signals.

The device eliminates the need for external zero and fullscale adjustments. Easy Interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE® outputs.

The design of the ADC0808, ADC0809 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0808, ADC0809 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatabllity, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For 16-channel multiplexer with common output (sample/hold port) see ADC0816 data sheet. (See AN-247 for more information

- Features
- B Resolution 8-bits
- # Total unadjusted error ± 1/2 LSB and ± 1 LSB No missing codes
- Conversion time 100 µ8
- Single supply 5 Vpc
- Operates ratiometrically or with 5 V_{DC} or analog span adjusted voltage reference 8-channel multiplexer with latched control logic
- Easy interface to all microprocessors, or operates "stand alone'
- Outputs meet T²L voltage level specifications
- 0V to 5V analog input voltage range with single 5V supply
- No zero or full-scale adjust required Standard hermetic or molded 28-pin DIP package
- Temperature range -40°C to +85°C or -55°C to + 125°C
- Low power consumption 15 mW Latched TRI-STATE[®] output





### Absolute Maximum Ratings (Notes 1 and 2)

Supply Voltage (VCC) (Note 3)	6.6V
Voltage at Any Pin Except Control Inputs	0.3V to (VCC + 0.3V)
Voltage at Control Inpute (START, OE, CLOCK, ALE, ADD A, ADD B, ADD C)	-0.3V to + 16V
Storage Temperature Range	- 65°C to + 150°C
Peckage Dissipation at T _A = 25°C	875 mW
Lead Temperature (Soldering, 10 seconds)	300°C

#### Operating Ratings (Notes 1 and 2)

Temperature Range (Note 1)
ADC0808CJ
ADC0808CCJ, ADC0808CCN.
ADC0809CCN
Range of V _{CC} (Note 1)

TMIN S TA S TMAX - 66°C S TA S + 125°C -40°C \$ TA \$ +86°C 4.5 VDC 108 0 VDC

#### **Electrical Characteristics**

Converter Specifications:  $V_{CC} = 5 V_{DC} = V_{REF(+)} V_{REF(-)} = GND$ ,  $T_{MIN} \le T_A \le T_{MAX}$  and  $f_{CLK} = 640$  kHz unless otherwise stated.

	Parameter	Conditions		Тур	Max	Unite	
	ADC0808						
	Total Unadjusted Error	25°C			± 1/2	LSB	
	(Note 5)	T _{MIN} to T _{MAX}			± 3/4	LSB	
	ADC0609					1	
	Total Unadjusted Error	0°C to 70°C	1		±1	LSB	
	(Note 5)	T _{MIN} to T _{MAX}			±11/4	LSB	
	Input Resistance	From Ref(+) to Ref(-)	1.0	2.5		kΩ	
	Analog Input Voltage Range	(Note 4) V(+) or V(-)	GND-0.10		V _{CC} +0.10	Voc	
VREF(+)	Voltage, Top of Ladder	Measured at Ref(+)		Vcc	V _{CC} +0.1	v	
2	Voltage, Center of Ladder		V _{CC} /2-0.1	V _{CC} /2	V _{CC} /2+0.1	<b>v</b>	
VREF(-)	Voltage, Bottom of Ladder	Measured at Ref(-)	- 0.1	0		v	
	Comparator Input Current	f. = 640 kHz, (Note 6)	-2	± 0.5	2	. الس	

#### **Electrical Characteristics**

Digital Levels and DC Specifications: ADC0808CJ 4.5V  $\leq$  V_{CC}  $\leq$  5.5V, - 55°C  $\leq$  T_A  $\leq$  + 125°C unless otherwise noted ADC0808CCJ, ADC0808CCN, and ADC0809CCN 4.75 ≤ V_{CC} ≤ 5.25V, - 40°C ≤ T_A ≤ + 85°C unless otherwise noted

	Parameter	Conditions	Min	Тур	Max	Units
ANALOG M	ULTIPLEXER					
I _{OFF(+)}	OFF Channel Leakege Current	$V_{CC} = 5V, V_{IN} = 5V,$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$		10	200 1.0	nA #A
OFF(-)	OFF Channel Leakage Current	V _{CC} = 5V, V _{IN} = 0. T _A = 25°C T _{MIN} to T _{MAX}	- 200 - 1.0	- 10		nA µA
CONTROL	NPUTS					
VIN(1)	Logical "1" Input Voltage		V _{CC} -1.5	[	1	V
VINO	Logical "0" Input Voltage			ł	1.5	v
l _{IN(1)}	Logical "1" Input Current (The Control Inputs)	V _{IN} = 15V			1.0	••
1 _{1N(0)}	Logical "0" Input Current (The Control Inputs)	V _{IN} = 0	- 1.0			••
	Supply Current	f _{CLK} = 640 kHz	1	0.3	3.0	1

#### Electrical Characteristics (Continued)

## Digital Levels and DC Specifications: ADC0808CJ 4.5V $\leq$ V_{CC} $\leq$ 5.5V, -55°C $\leq$ T_A $\leq$ + 125°C unless otherwise noted ADC0808CCJ, ADC0808CCN, and ADC0809CCN 4.75 $\leq$ V_{CC} $\leq$ 5.25V, - 40°C $\leq$ T_A $\leq$ + 85°C unless otherwise noted

Parameter		Parameter Conditions		Тур	Мах	Units
DATA OUT	PUTS AND EOC (INTERRUPT)	,				
Voutin	Logical "1" Output Voltage	I _O = - 360 μA	V _{CC} -0.4			v
VOUTION	Logical "0" Output Voltage	l ₀ = 1.6 mA			0 45	v
VOUTION	Logical "0" Output Voltage EOC	l ₀ = 12 mA			0 45	v
OUT	TRI-STATE® Output Current	$V_0 = 5V$ $V_0 = 0$	- 3		3	∆ير ∧ير

#### **Electrical Characteristics**

Timing Specifications:  $V_{CC} = V_{REF(+)} = 5V$ ,  $V_{REF(-)} = GND$ ,  $t_r = t_f = 20$  ns and  $T_A = 25^{\circ}C$  unless otherwise noted.

Symbol	Parameter Conditions		Min	Тур	Мех	Unite
tws	Minimum Start Pulse Width	(Figure 5)		100	200	ns
twale	Minimum ALE Pulse Width	(Figure 5)		100	200	ns
t.	Minimum Address Set-Up Time	(Figure 5)		25	50	ns
t _H	Minimum Address Hold Time	(Figure 5)		25	50	ns
t _D	Analog MUX Delay Time From ALE	R _S = 00 (Figure 5)		1	2.5	μ3
t _{H1} , t _{H0}	OE Control to Q Logic State	C _L = 50 pF, R _L = 10k ( <i>Figure 8</i> )		125	250	<b>n8</b>
t _{1H} , t _{OH}	OE Control to Hi-Z	C _L = 10 pF, R _L = 10k ( <i>Figure 8</i> )		125	250	ns
1 _c	Conversion Time	f _c = 640 kHz, ( <i>Figure 5</i> ) (Note 7)	90	100	116	84
1.	Clock Frequency		10	640	1280	kHz
1EOC	EOC Delay Time	(Figure 5)	0		8 + 2 µs	Clock Period
CIN	Input Capacitance	At Control inputs		10	15	pF
COUT	TRI-STATE* Output Capacitance	At TRI-STATE® Outputs, (Note 12)		10	15	pF

Note 1: Absolute maximum ratings are those values beyond which the life of the device may be impaired.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: A zener dioda exists, internally, from V_{CC} to GND and has a typical breakdown voltage of 7 V_{DC} -

Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the Y_{CC} aupply. The spec atiows 100 mV forward bias of either diode. This means that as iong as the analog V_{IN} uces not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute 0 Y_{DC} to 5 Y_{DC} input voltage range will therefore require a minimum supply voltage of 4 900 Y_{DC} over temperature strations, initial tolerance and loading.

Note 8: Total unadjusted error includes offset, full scale. Illegrity, and multiplexer errors. See Figure 3. None of these A/Ds requires a zero or full-scale adjust. However, if an all zero coos is desined for an analog input other than 0.0V, or if a narrow full-scale span exists (for example 0.3V to 4.3V full-scale) the reference voltages con be adjusted to achieve this. See Figure 13

Note 6: Comparator input current is a bias current into or out of the chopper slabilized comparator. The bias current varies directly with clock frequency and has little temperature dependence (Figure & See paragraph 4.0.

Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.

#### **Functional Description**

Multiplexer: The device contains an 8-channel singleended analog signal multiplexer. A particular input channel is selected by using the address decoder. Table I shows the input states for the address lines to select any channel. The address is latched into the decoder on the iow-to-hip transition of the address latch enable signal.

TABLE							
SELECTED	ADO	RESS	LINE				
ANALOG CHANNEL	C	8	A				
INO	L	ι	L				
IN1	L	ļι	н				
IN2	L	н	L				
IN3	L	н	н				
IN4	н	l L	ι				
IN5	н	L	н				
IN6	н	н	ι				
IN7	н	н	н				

#### CONVERTER CHARACTERISTICS

#### The Converter


The heart of this single chip data acquisition system is its 8-bit analog-to-digital converter. The converter is designed

to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256P lader network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.

The 256R ladder network approach (Figure 1) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in *Figure* 1 are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached + 1/2 LSB and succeeding output transitions occur every 1 LSB later up to full-scale.


The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter, n-iterations are required for an n-bit converter. Figure 2 shows a typical example of a 3-bit converter. In the ADC0808, ADC0809, the approximation technique is extended to 8 bits using the 256R network.



#### Functional Description (Continued)

The A/D converter's successive approximation register (SAR) is react on the positive edge of the start conversion (SC) pulse. The conversion is begun on the failing edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the end-of-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion.

The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate accuracy of the entire converter. It is also the



comparator drift which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed through a high gain AC amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC ampillier. This makes the entire A/D converter extremely Insensitive to temperature, long term drift and input offset errors.

Figure 4 shows a typical error curve for the ADC0806 as measured using the procedures outlined in AN-179.

-1 159

-1/2 L 58

1/8 2/8 3/8 4/8 5/8 5/8 7/8

VIN AS FRACTION OF FULL-SCALE

FIGURE 3. 3-Bit A/D Absolute Accuracy Curve

QUANTIZATION

ABSOLUTE

111

118

181

18

811

816

1

REFERENCE LINE

-TUTTUO

+1/2 1 58

TOTAL

UNADJUSTED

INFINITE RESOLUTION


**PERFECT CONVERTER** 

FULL


SCALE


IDEAL 3-BIT CONVERTER

### **Connection Diagram**



### **Timing Diagram**





### **Applications Information**

#### OPERATION

#### 1.0 Ratiometric Conversion

The ADC0808, ADC0809 is designed as a complete Data Acquisition System (DAS) for ratiometric conversion systems. In ratiometric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. The voltage input to the ADC0808 is expressed by the equation

$$\frac{V_{IN}}{V_{IN} - V_{T}} = \frac{D_{X}}{D_{MAX} - D_{MIN}}$$

V_{IN} = Input voltage into the ADC0808 V_{Is} = Full-scale voltage V_Z = Zero voltage D_X = Data point being measured D_{MAX} = Maximum data limit D_{MIN} = Minimum data limit

A good example of a ratiometric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. Since the data is represented as a proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. A major advantage of the ADC0808, ADC0809 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs, (Figure 9). Ratiometric transducers such as potenflometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an absolute standard such as voltage or current. This means a system reference must be used which relates the full-scale voltage to the standard volt. For example, if  $V_{CC} = V_{REF} = 5.12V$ , then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV.


#### 2.0 Resistor Ladder Limitations

(1)

The voltages from the resistor ladder are compared to the selected input 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.

The top of the ladder, Ref(+), should not be more positive than the supply, and the bottom of the ladder, Ref(-), should not be more negative than ground. The center of the ladder voltage must also be near the center of the supply because the analog switch tree changes from N-channel switches to P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.

Figure 10 shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12V is used, the supply should be adjusted to the same voltage within 0.1V.



#### Applications Information (Continued)

The ADC0808 needs less than a milliamp of supply current so developing the supply from the reference is readily accompliabed. In Figure 11 a ground referenced system is shown which generates the supply from the reference. The buffer shown can be an op amp of sufficient drive to supply the milliamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in Figure 12. The LM301 is overcompensated to insure stability whan loaded by the 10 pF output capacitor. The top and bottom ladder voltages cannot exceed V_{CC} and ground, respectively, but they can be symmetrically less than V_{CC} and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In *Figure* 13, a 2.5V reference to a symmetrically centered about V_{CC}/2 since the same current flows in Identical realstors. This system with a 2.5V reference allows the LSB bit to be half the size of a 5V reference system.




FIGURE 10. Ground Referenced Conversion System Using Trimmed Supply






FIGURE 11. Ground Referenced Conversion System with Reference Generating  $V_{CC}$  Supply

## Applications Information (Continued) 18-18 VDC







#### FIGURE 13. Symmetrically Centered Reference

#### 3.0 Converter Equations

The transition between adjacent codes N and N+1 is given by:

$$V_{IN} = \left\{ (V_{REF(+)} - V_{REF(-)}) \left[ \frac{N}{256} + \frac{1}{512} \right] \pm V_{TUE} \right\} + V_{REF(-)}$$
(2)

The center of an output code N is given by:

$$V_{IN} = (V_{REF(+)} - V_{REF(-)}) \left[ \frac{N}{256} \pm V_{TUE} + V_{REF(-)} \right]$$
 (3)

The output code N for an arbitrary input are the integers within the range:

 $N = \frac{V_{IN} - V_{REF(-)}}{V_{REF(+)} - V_{REF(-)}} \times 256 \pm Absolute Accuracy \quad (4)$ 

where: 
$$V_{IN}$$
 = Voltage at comparator input  
 $V_{REF(+)}$  = Voltage at Ref(+)

V_{REP(-)}=Voltage at Ref(-)

V_{TUE} = Total unadjusted error voltage (typically V_{REF(+)} + 512)


#### 4.0 Analog Comparator Inputs

The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances. These are connected alternately to the output of the resistor ladder/switch tree network and to the comparator input as part of the operation of the chopper stabilized comparator.

The average value of the comparator input current varies directly with clock frequency and with  $V_{\rm IN}$  as shown in Figure 6.

If no filter capacitors are used at the analog inputs and the signal source impedances are low, the comparator input current should not introduce converter errors, as the transient created by the capacitance discharge will die out before the comparator output is strobed.

If input filter capacitors are desired for noise reduction and signal conditioning they will tend to average out the dynamic comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted conventionally.



* Address latches needed for 8085 and SC/MP Interfacing the ADC/908 to a microprocessor

#### MICROPROCESSOR INTERFACE TABLE

PROCESSOR	READ	WAITE	INTERRUPT (COMMENT)
8080	MEMA	MENW	INTR (Thru RST Circuil)
8085	AD	WA	INTR (Thru RST Circuit)
Z-80	RO	WR	INT (Thru RST Circuit, Mode 0
SC/MP	NRDS	NWDS	SA (Thru Sense A)
6800	VMA +2 RW	VMA #2-RW	IROA or IROB (Thru PIA)

## Ordering Information

TEMPERATURE RANGE		- 40°C	-40°C to +85°C			
Error	± 1/2 Bit Unadjusted	ADC0808CCN	ADC0808CCJ	ADC0808CJ		
Enor	± 1 Bit Unadjusted	ADC0809CCN				
	Package Outline	N28A Molded DIP	J28A Hermetic DIP	J28A Hermetic DIP		

### 5.0 Special-Purpose Components Data Sheets

The following special-purpose data sheets follow this page and are ordered as listed. Note that many of these components are widely used throughout the system.

### **PC** Interface Bin

Intel 87C51FA Microcontroller NEC PS2501-1 Photo Coupler NEC PS2502-1 Photo Coupler MAX233 RS-232 Driver/Receiver MAX695 Microprocessor Supervisory Circuit HPR105 DC/DC Converter OP-15FP Operational Amplifier Lambda LVS-44-12B Power Supply

### **Isolated CPU Interface Board**

P1602 Surge Arrestor

## M26 Antenna Interface

LTC1042 Window Comparator LT1009 2.5 Volt Reference Polytron TW1.8-24S5 DC/DC Converter

### M29 Auxiliary Interface

ADC0808 Analog Multiplexer-A/D Converter ICM7555 General Purpose Timer AD590 Temperature Transducer AD581 High Precision 10 V IC Reference PALCE22V10Z-25 Programmable Array Logic MC14060B 14-Bit Counter and Oscillator

### M28 Power Supply/Battery Module

Lambda VS10-15 Power Supply Panasonic LCR 12v1.3P Battery



LTC1042 LTC1042

## FEATURES

- Micropower 1.5µW (1 Sample/Second)
- Wide Supply Range + 2.8V to + 16V
- High Accuracy Center Error ± 1mV Max Width Error ±0.15% Max
   Wide Input Voltage Range
- V + to Ground
- TTL Outputs with 5V Supply
- Two Independent Ground Referred Control Inputs
- Small Size 8-Pin MiniDIP

## **APPLICATIONS**

LTCMOS^{T M} is a trademark of Linear Technology Corp.

- Fault Detectors
- Go/No-Go Testing
- Microprocessor Power Supply Monitor


## Window Comparator

## DESCRIPTION

The LTC1042 is a monolithic CMOS window comparator manufactured using Linear Technology's enhanced LTCMOSTM silicon gate process. Two high impedance voltage inputs, CENTER and WIDTH/2, define the middle and width of the comparison window. Whenever the input voltage, V_{IN}, is inside the window the WITHIN WINDOW output is high. The ABOVE WINDOW output is high whenever V_{IN} is above the window. By interchanging V_{IN} and CENTER the ABOVE WINDOW output becomes BELOW WINDOW and is high if V_{IN} is below the window.

Sampling techniques provide high impedance voltage inputs that can common-mode to both supply rails (V + and GND). An important feature of the inputs is their non-interaction. Also the device is effectively "chopper stabilized", giving it extremely high accuracy over all conditions of temperature, power supply and input voltage range.


Another benefit of the sampling techniques used to design the LTC1042 is the extremely low power consumption. When the device is strobed, it internally turns on the power to the comparators, samples the inputs, stores the outputs in CMOS latches and then turns off power to the comparators. This all happens in about  $80\mu$ s. Average power can be made small, almost arbitrarily, by lowering the strobe rate. The device can be self-strobed using an external RC network or strobed externally by driving the OSC pin with a CMOS gate.



## ABSOLUTE MAXIMUM RATINGS PAC

Total Supply Voltage (V + to GND)	
Input VoltageV	+ + 0.3V to - 0.3V
Operating Temperature Range	
LTC1042C	40°C to 85°C
LTC1042M	- 55°C to 125°C
Storage Temperature Range	- 55°C to 150°C
Lead Temperature (Soldering, 10 sec)	<b>300°C</b>
Output Short Circuit Duration	Continuous

## PACKAGE/ORDER INFORMATION



## ELECTRICAL CHARACTERISTICS Test Conditions: TMIN S TAS TMAX unless otherwise specified

SYMBOL	PARAMETER TEST CONDITIONS				TYP	MAX	UNITS
	Center Error (Note 2)	V* = 2.8V to 6V (Note 1)	•		±0.3 + ±0.05	±1 + ±0.15	m) % WIDTH/
		V* = 6V to 15V (Note 1)	•		±1 + ±0.05	±3 + ±0.15	m' % WIDTH/
	Width Error (Note 3)	V* = 2.8V to 6V (Note 1)	•		±0.6 + ±0.1	±2 + ±0.3	m\ % WIDTH/
		V* = 6V to 15V (Note 1)	•		±2 + ±0.1	±6 + ±0.3	m\ % WIDTH/
IBIAS	Input Bias Current	V* = 5V, TA = 25°C, OSC = GND VIII, CENTER and WIDTH/2 Inputs			±0.3		n/
R _{IN}	Average Input Resistance	fs = 1kHz (Note 4)	•	10	15	<u>.</u>	M
	Input Voltage Range		•	GND		٧٠	1
PSR	Power Supply Range		•	2.8		16	
ISION	Power Supply ON Current (Note 5)	V* = 5V	•		1.2	3	m/
SIDEF	Power Supply OFF Current (Note 5)	V* = 5V LTC1042C LTC1042M	•		0.001	0.5 5.0	له له
T _o	Response Time (Note 6)	V* = 5V			80	100	<i>μ</i>
V _{OH} V _{OL}	Output Levels Logic 1 Output Logical 0 Output	V* = 4.75V, I _{OUT} = - 360 ₈ A V* = 4.75V, I _{OUT} = 1.6mA	•	2.4	4.4 0.25	0.45	
Rext	External Timing Resistor	Resistor Connected between V* and OSC Pin	•	100		10,000	k:
fs	Sampling Frequency	V* = 5V, T _A = 25°C R _{EXT} = 1MQ, C _{EXT} = 0.1 _A F			5		H

The  $\ensuremath{\, \Theta}$  denotes the specifications which apply over the full operating temperature range.

Note 1: Applies over input voltage range limit and includes gain uncertainty.

Note 2: Center error =  $\{V_U + V_U/2 - CENTER\}$  (where  $V_U = upper band limit and <math>V_L = lower band limit$ ).

Note 5: Width error = ( $V_U - V_L - 2 \times$  WiDTH/2) (where  $V_U$  = upper band limit and  $V_L$  = lower band limit).


Note 4:  $R_{r_N}$  is guaranteed by design and is not tested.  $R_{r_N} = 1/(f_S \times 86pF)$ . Note 5: Average supply current =  $T_D \times I_{SON} \times I_S + (1 - T_D I_S) I_{SOFP}$ . Note 6: Response time is set by an internal oscillator and is independent of overdrive voltage.  $T_D$  is guaranteed by correlation test and is not directly measured.





10M

## TYPICAL PERFORMANCE CHARACTERISTICS

## **APPLICATIONS INFORMATION**








## APPLICATIONS INFORMATION


The LTC1042 uses sampled data techniques to achieve its unique characteristics. It consists of two comparators, each of which has two differential inputs (Figure 1). When the sum of the voltages on a comparator's inputs is positive, the output is high; when the sum is negative, the output is low. The inputs are interconnected such that


when (CENTER - WIDTH/2)  $\leq V_{IN} \leq$  (CENTER + WIDTH/2) both comparator outputs are low. In this condition VIN is within the window and the WITHIN WINDOW output is high. When VIN > CENTER + WIDTH/2, VIN is above the window and the ABOVE WINDOW output is high.

100



TTL Power Supply Monitor











## **APPLICATIONS INFORMATION**


#### Wind Powered Battery Charger


A simple wind powered battery charger can be constructed using the new LTC1042, a 12V DC permanent magnet motor, and low cost power FET transistor.

The DC motor is used as a generator with the voltage output being proportional to its RPM. The LTC1042 monitors the voltage output and provides the following control functions.

- If generator voltage output is below 13.8V, the control circuit is active and the NiCad battery is charging through the LM334 current source. The lead acid battery is not being charged.
- If the generator voltage output is between 13.8V and 15.1V, the 12V lead acid battery is being charged at about a 1 amp/hour rate (limited by the power FET).
- If generator voltage exceeds 15.1V (a condition caused by excessive wind speed or 12V battery being fully charged) then a fixed load is connected thus limiting the generator RPM to prevent damage.

This charger can be used as a remote source of power where wind energy is plentiful such as on sailboats or remote radio repeater sites. Unlike solar powered panels, this system will function in bad weather and at night.





## PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.



LT1009 Series LT1009 Series

2.5 Volt Reference

## FEATURES

- 0.2% Initial Tolerance Max
- Guaranteed Temperature Stability
- Maximum 0.6Ω Dynamic Impedance
- Wide Operating Current Range
- Directly Interchangeable with LM136 for Improved Performance
- No Adjustments Needed for Minimum Temperature Coefficient

## **APPLICATIONS**

- Reference for 5V Systems
- 8 Bit A/D and D/A Reference
- Digital Voltmeters
- Current Loop Measurement and Control Systems
- Power Supply Monitor

## DESCRIPTION

The LT1009 is a precision trimmed 2.500 Volt shunt regulator diode featuring a maximum initial tolerance of only  $\pm$  5mV. The low dynamic impedance and wide operating current range enhances its versatility. The 0.2% reference tolerance is achieved by on-chip trimming which not only minimizes the initial voltage tolerance but also minimizes the temperature drift.


Even though no adjustments are needed with the LT1009, a third terminal allows the reference voltage to be adjusted  $\pm 5\%$  to calibrate out system errors. In many applications, the LT1009 can be used as a pin-to-pin replacement of the LM136H-2.5 and the external trim network eliminated.

For a lower drift 2.5V reference, see the LT1019 data sheet.

## ABSOLUTE MAXIMUM RATINGS

Reverse Current	
Forward Current.	10mA
Operating Temperature Range	
LT 1009M	55°C to 125°C
LT1009C	0°C to 70°C
Storage Temperature Range	
LT1009M and C	65°C to 150°C
Lead Temperature (Soldering, 10 s	
	·

## PACKAGE/ORDER INFORMATION




## **ELECTRICAL CHARACTERISTICS**


SYMBOL	PARAMETER	CONDITIONS	_	MIN	LT1009M TYP	MAX	MIN	LT1009C TYP	MAX	UNITS
V ₂	Reverse Breakdown Voltage	$T_{A} = 25^{\circ}C, I_{B} = 1mA$		2.495	2.500	2.505	2.495	2.500	2.505	v
	Reverse Breakdown Change with Current	400µA≤i _R ≤10mA	•		2.6 3	6 10		2.6 3	10 12	vm Vm
r2	Reverse Dynamic Impedance	l _A ∞ 1mA	•		0.2 0.4	0.6 1		02 0.4	1 0 1.4	0
	Temperature Stability Average Temperature Coefficient	$T_{MIN} \le T_A \le T_{MAX}$ $0^{\circ}C \le T_A \le 70^{\circ}C$ $-55^{\circ}C \le T_A \le 125^{\circ}C (Note 1)$	•		15 25	15 25 35		18 15	4 25	mV ppm/*C ppm/*C
ΔV _Z Δ Time	Long Term Stability	$T_A = 25^{\circ}C \pm 0.1^{\circ}C, I_B = 1 \text{mA}$			20			20		ppm/kHr

The  $\bullet$  denotes the specifications which apply over full operating

temperature range.

Nete 1: Average temperature coefficient is defined as the total voltage change divided by the specified temperature range.





LT LINEAR



LT1009 Series LT1009 Series

## **TYPICAL APPLICATIONS**

TYPICAL PERFORMANCE CHARACTERISTICS **Reverse Characteristics Forward Characteristics Reverse Voltage Change** 18-1.2 Ti= 25*C 1.0 19 3 Ξ ₹ 10-3 Ē ... ..... 1.0 8.2 10 - 5 85 18 1.4 1.8 REVERSE VOLTAGE (V) 2.2 28 <u>0.001</u> 0.01 8.1 10 INTO CURRENT (INA)

> 256 1₈ = 1mA 1₁ = 25°C

¥.

2 150


188


58

18

100

Zener Noise Voltage







+3.67 10 +407 • • UN334 620 LT100

Wide Supply Range, Adjustable Reference


Switchable ±1.25V Bipolar Reference








Low Noise 2.5V Buffered Reference



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.





100

18

SCHEMATIC DIAGRAM

FREQUENCY (Hz)

106

1000

**Dynamic Impedance** 


n=1mA -55°C≤1j≤175 C

100

81

18

ē



1k PREQUENCY (Hz)

186

LT LITERS

