

## Interoffice Memorandum

## CALIFORNIA INSTITUTE OF TECHNOLOGY

To: VLBA Correlator Memo Series

Date: 9 July 1984

From: Martin S. Ewing    Extension: 4970  
      John Peterson

Mail Code: 105-24

Subject: Current Status of JPL VLSI Project

Enclosed is a series of documents which gives the status of the JPL project. These include

1. GPS Specification Document (GPS-1 through GPS-3). This memo gives a picture of the requirements set by a JPL group for a VLSI correlator chip to support a small, portable receiver for the Global Positioning Satellite system. The block diagram indicated is only representative of the requirement; the current VLSI design differs in details.

2. VLBI Chip Characteristics (A-1 through A-4). This is the current design target for the VLBI chip. It is to be implemented through a PLA methodology. The PLA block connections are shown on p. A-2; the blocks are defined on p. A-3. A floor plan showing how 4 "complex" lags might be implemented is given on p. A-4.


3. The PLA methodology is being tested via a "special project" chip described in B-1 and pictured on B-2.


4. Detailed layouts of 9 types of PLA cells are provided in an appendix. (Not supplied to memo series)

# Block Diagram - GPS CORRELATOR


UCLA / USCETI

J. Srinivasan





32 bit U/D counter (accum)



32 bit holding register


(PREPARED BY)	(DATE)	(REPORT NO.)
(CHECKED BY)	(DATE)	(PROJECT)
TITLE		

## VLBI CROSS-CORRELATOR

## CHIP CHARACTERISTICS :

- \* 2, 3, 4-Level 4-Lag cross-correlator + integration
- \* 8-bit UP integration counters
- \* 8-bit integration hold registers
- \* +1, 0, -1 bit delay (vernier) for data + invalid
- \* 3-level phase mixing for one data stream
- \* n-channel mos technology
- \* 16 mhz data correlation bit-rate
- \* 40 pin Hermetic DIP Package

(PREPARED BY)	(DATE)	(REPORT NO.)
(CHECKED BY)	(DATE)	(PROJECT)
TITLE		



1-Lag cross-correlator

A-2

(PREPARED BY)	(DATE)	(REPORT NO.)
(CHECKED BY)	(DATE)	(PROJECT)
TITLE		

## DEFINITION OF CELLS

DX - cross-correlates two data streams  $A_{1-2}$   $B_{1-2}$ .  
 OUTPUT  $L_{1-3}$  is product for 2-3-4 level input.  
 $S_2$  - selects mode 2-3 level or 4 level

$R_C/R_S$  - takes output from  $L_{1-3}$  and phase rotates  
 it with  $R_{1-3}$ . product  $P_{1-3}$  is output.  
 $R_C$  - is cosine call  
 $R_S$  - is sine call

LogI/LogD - Log delay for data and invalid with  
 oversampling of 1x, 2x, or 4x

Accu - output from multipliers  $P_{1-3}$  are pre-scaled  
 for 8-clock time and the overflow  $C_0$   
 produces a complex data stream.

$C_0$  - 6 bit up counter


LOOK - LOOK AHEAD FOR 6 bit up counter

R - Holding reg. for 6 bit up counter

A-3

FLOOR PLAN OF VLBI  
CROSS-CORRELATOR CHIP  
40 Pin Package

4-Lag complex cross-  
correlator



□ ← 100μm, 20μm

(PREPARED BY)	(DATE)	(REPORT NO.)
(CHECKED BY)	(DATE)	(PROJECT)
TITLE		

This picture shows 10 DX cells and 10 Accu cells arranged in a test configuration. This was done to test the fabrication process for a dense but simple to design chip. This is the chip that is being refabricated because of a fabrication error.

B-1

29



# VLSI FOR A VLBI PROCESSOR ACCOMPLISHMENTS SINCE JUNE 1983 (Cont'd)

## CROSS-CORRELATOR SUBCIRCUIT

