

NATIONAL RADIO ASTRONOMY OBSERVATORY
Charlottesville, Virginia 22903

August 1, 1984

MEMORANDUM

TO: VLBA Correlator Group
FROM: R. Escoffier
SUBJECT: My Favorite Correlator Architecture

I have recently been studying correlator architecture for a possible VLA upgrade and for a possible millimeter array correlator.

The following attachments are the result of that study so far. While intended for a correlator where no fringe rotation, etc., need be done at the correlator, they still may have some application to a possible VLBA architecture. Note that the study considered only the correlators and ignored any integration.

The most important result applicable to the VLBA is the matrix structure of the correlator. This structure allows minimization of the lag generating shift register. The M by N gate array correlator chip allows maximizing the gate array utilization by not forcing $N = M$. System data interfaces are minimized by making $N = M$ while lag generating shift registers are minimized by making N as large as possible. The optimum values of N and M thus depend on at least three factors: specific gate array, minimizing redundant lag generating flip/flops, and minimizing data interfaces. Note that lead channels, lag channels and auto products are all obtained in the simple system geometry.

The big shortcoming of the study so far is, of course, the failure to include any information on integrators. My only thought on integrators as of now is that it would be nice for the correlators and a small pre-scaler to be on one gate-array chip and integrators on a second. I have two reasons for this approach: 1) the wastefulness of using the same technology to make both the high speed correlators and the lower speed integrators, and 2) an integrator chip has more universal applicability than a correlator chip since correlator structure (number of levels per sample, fringe rotation, etc.) varies with application while integrators do not.

7/15/84 RPE


IC	# MACROCELLS	\$ DEVL.	\$ IC	# CORR/IC	Ⓢ FREQ	POISS (PER CORR) WATTS	COST FOR 10 ⁹ MULT/SEC	\$ FCS TO MAKE VLA C.	EST COST TO BULK VLA C.
(1) MCA 600 ECL	24	20K	29.00	8	128 MHz	0.9 (.078)	\$28.3	1458	\$180K
(1) MCA 1200 ECL	48	27K	57.00	20	128 MHz	1.8 (.078)	\$22.3	584	108K
(1) MCA 2500 ECL	110	52K	280.00	48	256 MHz	3.8 (.074)	\$22.8	122	76K
(1) MCA 500 ALS	24	14K	9.50	8	32 MHz	?	\$37.1	4374	371K
(1) MCA 1300 ALS	60	19K	20.25	24	32 MHz	?	\$26.4	1458	155K
(1) MCA 2800 ALS	130	37K	225.00	56	100 MHz	1.0 (.019)	\$40.2	209	108K
VLA-1	—	43.4K (4)	8.50 (4)	2	100 MHz	0.6 (0.3)	\$49.0	5832	490K (
(2) QH1500 A	136	40K	85.00	32	80 MHz	1.5 (.064)	\$33.2		
(3) CALMOS 250	10	12.5K	2.25	4 (est)	25 MHz	.02	\$22.5	1164	822K
(3) CALMOS 1200	48	26K	10.50	20 (est)	25 MHz	0.14	\$21.0	2333	203K
(1) HCA 6306 _{cmos}	216	20K	4.00	18	25 MHz	SMALL	\$8.9	2592	192K
(1) HCA 6312 _{cmos}	400	27K	10.00	36	25 MHz	"	\$11.1	1296	111K
(1) HCA 6324 _{cmos}	765	35K	18.00	64	25 MHz	"	\$11.25	769	74K
(1) HCA 6348 _{cmos}	1620	50K	75.00	156	25 MHz	"	\$19.2	300	65K

(6) COST EQ IS

$$N(F+2C) \quad N-N$$

$$F=66.0, \quad C=105$$



(1) MOTOROLA, (2) AMCC, (3) CALMOS, (4) 1984 DOLLARS,



SYSTEM CLOCK →


MACROCELL CORRELATOR CHIP

BAU
5/13/84



CORRELATOR ARCHITECTURE
 USING MACROCELL IC
 FOR K ANTENNA ARRAY

RPE
 7/12/84



- H02: 1.1 ns
- H04: 1.4 ns (*)
1.05 ns
- H03: 1.4 ns (*)
1.1 ns
- H31: 1.5 ns PROP
1.5 ns τ_{su}

2 CELLS


MCA 600, MCA 1000
CORRELATOR

$$T_1 = 1.5 + 1.1 + 1.4 + 1.5 = 5.5 \text{ MSEC}$$

$$T_2 = 1.5 + 1.1 + 1.4 + 1.05 + 1.5 = 6.55 \text{ MSEC}$$

$$F_{CLOCK} = 128 \text{ MHz}$$

7/7/84
RPE



BCL
 M228: 0.575 MSEC
 M291: 0.750 MSEC T_{SD}
 0.60 MSEC T_{PPUR}
 M211: 0.55 MSEC

$F_{CLOCK} = 256 \text{ MHz}$

ALS
 1.55 MSEC
 2.25
 1.7 MSEC
 1.65 MSEC

$F_{CLOCK} = 100 \text{ MHz}$

2 CELLS

MCA 2500 CORRELATOR
 OR MCA 2800 CORRELATOR

7/12/84
 APE