NATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virginia

VLBA TECHNICAL REPORT NO. 4

2-16 GHz SYNTHESIZER, L104 4-15-87 ORIGINAL ISSUE

Robert E. Mauzy

June 11, 1987

Table of Contents

Section

List of Related MaterialsDrawing List	2.0 2.1
General Description	3.0
Operational Description Digital Control Main Tuning RF Section Down Conversion and IF Phase Detection and Monitoring PLL and Acquisition	4.0 4.1 4.2 4.3 4.4 4.5 4.6
Tests, Adjustments and Further Details P.S. Filter Board Regulator Board Main Tuning Relay Driver Leveler Comb Generator 100 MHz Amplifier Comb Generator-Mixer-100 MHz Amplifier Phase Detector FM Tuning Front Panel Acknowledgements	5.0 5.1 5.2 5.3 5.5 5.6 5.7 5.9 5.10 5.11 5.12
Suggested Test Circuits	6.0 6.1 6.2 6.3
Graphs and Displays Comb Generator Spectrum Output Sideband Noise Spectra CRT Display	7.0 7.1 7.2 7.3
Input-Output Functions, Levels and Connections Monitor and Control I/OBack Panel Front Panel	8.0 8.1 8.2 8.3
Photos Block Diagrams Logic Diagrams Schematics Assembly Drawing Bill of Materials Data Sheets	9.0 10.0 11.0 12.0 13.0 14.0 15.0

Drawing No. 2.1 Drawing List Assembly Module D53300A001 Block Diagrams Module C53300K001 Interface Card Α... 2 Logic Diagram Interface Card B ... L001 Schematics Relay Driver B ... S001 с... Phase Detector 2 с... P.S. Filter 3 с... YIG Driver and Leveler 4 Module D ... 6 100 MHz Amplifier с... 7 с... 8 Regulator с... Comb Generator 9 Printed Circuit Artwork Phase Detector C ... Q001 YIG Driver and Leveler D ... 2 Regulator с... 3 с... P.S. Filter 4 6 SRD Bias and Monitor Β... D ... 7 Relay Driver 100 MHz Amplifier D ... 8 в... 9 Comb Generator Wire List Interface A ... W001 Bill of Materials Module A ... B001 Phase Detector 3 Comb Generator 4 5 100 MHz Amplifier 6 YIG Driver and Leveler 7 Regulator P.S. Filter 8 9 Relay Driver Interface Card 10

2

2.0 List of Related Materials

V		DJECT NO. <u>53300</u> PROJECT I	NAME	<u>16 G</u>	IZ SYNT	HESIZER
EM	DRAMNG NUMBER	TITLE	DESIGN BY	DRAWN BY	DATE DRAWN	COMPUTER CODE & REMARKS
1	D53300M001	MODULE, FRONT & BACK PANEL	B.MAUZY	BOWYER	5/6/85	NOT IN COMPUTER
2	D53300M002	LEFT & RIGHT SIDE & MOUNTING PLATE	*		5/9/85	•
3	D53300M003	TOP & BOTTOM SUPPORT, FRONT & REAR SHIELD	•	8	5/13/85	*
4	D53300M005	MODULE, TOP & BOTTOM SUPPORT				
5	D53300M006	MOUNTING PLATE R.F. SIDE		**		
6						
7	B53300M004	PHASE DETECTOR BOX	L.BEALE		2/12/86	
8	B53300M005	SAMPLER DRIVE BOX				· · · · · · · · · · · · · · · · · · ·
9	B53300M006	RELAY BRACKET				RELAYBKT
0	B53300M007	HEAT SINK		*		HEAT SINK
1	B53300M008	SPACER & BRACKET	*			SPCR_BKT
12	B53300M009	MIXER BOX		•	8/27/86	MIXERBX
13	A53300M009	MIXER MOUNT SPACER			2/25/87	MIXMOSPA
T						

ω

3.0 General Description

The 2-16 GHz Synthesizer, L104, uses 100 and 500 MHz signals referenced to from the hydrogen maser frequency standard to generate a phase stable LO frequency of N x 500 \pm 100 MHz in the range of 2.1 to 15.9 GHz, N having integer values from 4 to 32. The output frequency is set by a command from the computer through the Monitor and Control System (M&C) that coarse tunes a YIG oscillator. A digital sweep circuit provides a search mode until the phase lock circuit detects the oscillator and stops the sweep. Lock lights on the front panel indicate whether the lock frequency is above or below the closest N500 harmonic or if lock is not achieved. The YIG frequency range is limited to 2 to 8 GHz, so a doubler is used for the 8 to 16 GHz portion of the band. Refer to the block diagram, C53300K001.

The output frequency is converted to a 100 MHz IF by a harmonic mixer driven from a 500 MHz Comb Generator. The amplified IF is then fed to the phase and quadrature detectors and the amplified phase detector output drives the FM tuning coil in the YIG to complete the phase lock loop. The quadrature detector furnishes such functions as high and low lock, lock fail, sweep disable, 100 MHz signal level and upper/lower sideband. The 100 MHz reference signal is used for both detectors. The main output is monitored through a coupler, detector and leveling circuit to reduce variations in output level produced by the oscillator and amplifier-doubler. Samples of the main and IF signals are available on the front panel for

monitoring and troubleshooting.

A standard M&C card provides communication with the computer, receiving serial frequency data from the control bus and feeding parallel data to the Interface card. This card stores the frequency data and by way of a D/A furnishes a coarse tuning voltage for the YIG. The Interface card also generates the band switching signal, frequency sweep for acquisition and provides unit identification (ID) and serial number information back to the M&C card. Eight analog and three digital monitor functions from throughout the unit are fed to the M&C system for use at other locations.

The system is packaged in a three-wide custom module built to provide good EMI isolation between the digital cards and the analog equipment and to also shield both from the outside environment. All power and signal lines entering the two compartments are filtered except for four Monitor and Control bus lines.

4.0 Operational Description

4.1 Digital Control

Computer control and monitoring of the system is implemented through serial transmit and receive buses feeding standard Monitor and Control (M&C) cards located throughout the system. In this module the digital Interface card links a M&C unit to the analog portions of the 2-16 GHz Synthesizer. The card provides voltage to control a YIG oscillator and monitors some important

test points in the system. A block diagram is shown on drawing A53300K002. A discussion of the logic diagrams follows. Note: Persons needing detailed understanding of this unit must also understand the M&C unit (specification A55001N002-A).

First refer to Logic Diagram B53300L005, sheet 2. U01A, U01B, U02B, U13A, U07A, U02D, U14A, and U02C decode the relative address outputs of the M&C unit. Read addresses 0 to 7 are analog inputs to the M&C A/D converter. Read address 8 enables 8 tristate buffers in UO3 that the M&C unit reads for dumping to the control computer. The 555 in U16 and discrete components in slot U22 form a free running oscillator at approximately 100 Hertz. This frequency establishes the sweep rate of the ramp generator. If the systhesizer is not phase locked, U14B enables the oscillator output to count up in U26 and U27 counters. The 5 lower stages of the counter count from zero to 31, step to zero, and start again. In order to reduce the discontinuity of the 31 to zero step, the sixth counter stage and U28 and U29A transform the count to a smoother count: up 0 to 31, then down 31 to 0, and repeat. Inversion of the most significant bit in U29B converts the count to a two's complement signed number that counts from -16 through zero to +15; reverses and counts from +15 through zero to -16 and repeats. The SW1 input to the counter stages inhibits counting and loads a zero into the signed number out. This signal can be pulled low by a manual dip switch for testing. It is also pulled low for .22 second each time new data

is strobed into the latch.

Next refer to sheet 1 of the logic diagram. Sixteen bits of tristate data from the M&C unit are strobed into latches UO4 and Three of the bits are not used at the current time. The 13 U05. low order bits can be thrught of as a count from 0 to 8191. Counts from 0 to 4095 are LO band frequency settings: 0 to 8 GHz (actually 2 to 8 GHz). If the MSB (13) is set, the counts are from 4096 to 8191. This represents a frequency command from 8 to The oscillator is doubled to get this 16 GHz or high band. frequency band so it must track 4 to 8 GHz. The count in the latch must be divided by 2 to cover this range (i.e., 2048 to 4095 counts out). This division is accomplished by the 12-pole double=throw switch consisting of U10, U11, and U12. Division is accomplished by shifting each bit one position down in the word when bit 13 is set. To assist with lock up of the systhesizer loop, a sweep is digitally combined with the M&C count out of the The signed number discussed above is added to the count switch. in U17, U18, and U19. Each count represents approximately 1.95 MHz at the oscillator output. The sweep of -16 to +15 counts, then sweeps the oscillator around \pm 30 MHz. The summer output is buffered by U23 and U24 and drives a digital-to-analog converter (D/A) U25. The D/A is strapped to output 0 volts for 0 counts and +5 volts for 4095 counts. Resistors in slot U31 provide isolation and gain setting for the next stages. One output drives the YIG oscillator tuning driver and one output goes to the M&C unit for monitoring.

Now refer to sheet 3 of the logic diagram. It has two 8-bit tristate buffers, U09 and U30, that are enabled by the M&C ID Req line to put identification numbers (ID) on the data buss. Five ID bits are selected with a dip switch, U20, and two are determined by wiring on the bin connector to identify the unit and its location. The module serial number is read by six bits determined by wiring on the card edge connector. The card is a 10 row by 55 pin wire wrap board with 100 pin edge connector and is fully utilized.

One word of caution! The summer that combines the sweep count and the M&C count can overflow. If a count between 4091 and 4095 is commanded, the addition of 15 counts will cause the summer out to go to 0. This would cause a severe glitch in the D/A output. Similarly, a command count between 8160 and 8191 would have the same problem since it would be seen as 4080 to 4095 at the summer input. Given the normal mode of operation, this should not be a problem.

4.2 Main Tuning

The main or coarse tuning of the YIG oscillator is set by a frequency command from the control computer thru the M&C card to the Interface card. Only frequencies corresponding to multiples of 500 MHz \pm 100 MHz between 2100 and 15900 MHz are acceptable. These frequencies are spaced alternately 300 and 200 MHz; for example, 2100, 2400, 2600, 2900, 3100, etc. The YIG tuning range is limited to 8 GHz. The 8 to 16 GHz range is covered by

inserting a doubler. The Interface card divides all frequency commands above 8 GHz by two and generates a bit to switch the amplifier-doubler into the signal path. See block diagram ...K001.

A 12-bit digital signal enters the D/A converter generating a 1.25 to 5 V signal in 1.22... mV increments, giving 1.953... MHz steps up to 8 GHz. An additional bit is added for the 8 to 16 range. The analog voltage from the Interface card (drawing ...L001, sheet 1) goes to the Tune In pin on the Yig Driver and Leveler board (YD&L) (drawing ...S004, sheet 1) where a feedback amplifier converts the input voltage to a tuning current. The D/A output voltage is reduced by resistors on the Interface card and on the YIG driver card to a range of 0.1 to 0.4 V at the + input of op amp U1. The op amp output voltage is fed to a power stage consisting of cascaded emitter followers Q_1 and Q_2 on the Regulator card (drawing ... S008) to generate a current of 100 to 400 mA in the YIG main tuning coil. This current is measured by the drop across 2 ohms that is amplified by a second op amp, U2, and applied to the negative input of U1. Gain and offset (OS) pots allow adjustment of the slope and zero offset to reduce errors from op amp offsets, YIG current/frequency slope differences, D/A errors, etc., so that the output more closely tracks the commanded frequency. The bandwidth of the main tuning circuit is 18 Hz.

Some YIG's have significant tuning nonlinearity (\geq 0.15%), most often characterized by compression at the high end of the

range. If this problem should occur, additional components may be added to the Main Tuning circuit to trim out most of the error. The Lin Knee and Non Lin pots and associated components make up this circuit.

Frequency errors due to D/A converter, driver and YIG tuning nonlinearities, pulling, hysteresis, temperature changes, etc., are much too great to permit pull-in to phase lock without a search mode. Snap[#]in occurs from about \pm 2 MHz maximum while the total error is estimated to be as high as 20 MHz. The search range needs to be at least this large but other considerations limit the maximum deviation. When searching around 15.9 GHz the digital sweep cannot exceed the equivalent of +50 MHz at the YIG output or the counter will overflow. Also, a 50 MHz peak sweep with a 50 MHz error would be sufficient offset to chance lock on the wrong sideband. The most convenient sweep range between these constraints is +15, -16 counts or +29.3, -31.25 MHz. The sweep steps up and down at the same rate completing a cycle in about 0.7 sec. This slew rate is about 1/6 the speed that produces marginal locking.

4.3 RF Section

The YIG oscillator (Avantek AV7248) chosen for this application is a combined oscillator and bandpass filter. The oscillator for the prototype unit not having a filter produced harmonics about 18 dB below the main output. With the phase detector levels being used at that time, false lock points would

occur on the harmonics. Increased level discrimination in the detector eliminated the problem, but if the harmonics were near the 12 dB limit allowed the margin of susceptability to false lock points would be seriously compromised.

A fixed pad following the YIG reduces power to an acceptable level for the PIN attenuator and provides a better match. Latching type coax relays switch in the amplifier-doubler for 8 to 16 GHz operation. The relay drivers (drawing ...SO01) located on a card on the digital side of the module, convert a TTL positive transition from the Interface card to a 28 V pulse approximately 36 ms long. Monitor contacts within the relays are used to change the FM loop and provide switching verification back thru the M&C system.

The doubler (TRW RX 16000) will provide adequate output power but requires more drive than can be provided without amplification. The amplifier used (Aydin Microwave AMA 4080B5) will provide up to +25 dBm from 4 to 8 GHz with at least 15 dB gain.

Three 20 dB couplers (Sage C218-20) on the output line provide front panel monitoring, a signal for the harmonic mixer, and one for the leveling loop. The leveling signal is detected by a Schottky diode (Aertech D18Z3) amplified from about 7 mV by an offset op amp (U5) on the YIG Driver and Leveler board (drawing ...S004-3) to drive a PIN attenuator driver and attenuator (General Microwave 311 and LM190). The output level is set with the offset pot (Output Level) to +3 dBm average across the band. Variations in coupling, detector efficiency,

match and cable loss with frequency produce output level changes up to \pm 1.4 dB. The detected output is also amplified to a nominal 4 V level for the M&C system. The Monitor Gain and Zero pots control this output.

4.4 Down Conversion and IF

The signal for phase locking feeds an HP harmonic mixer The LO drive is a pulse generated by the Comb (sampler). Generator (drawing ... S009). A 500 MHz reference signal is amplified to +19 dBm and fed to a step recovery diode (SRD). The resulting output pulse contains useful harmonics to more than 16 The slope of the comb from 2 to 16 GHz is about 35 dB. GHz. Phase stability of an uncompensated diode and driver measured- $0.7 \circ \phi / \circ C/GHz$. This is improved by adding temperature compensation to the SRD bias voltage. Temperature sensing diodes potted in the case near the SRD produce a voltage change that is amplified and applied through a resistor (R8) as bias to the SRD. Three adjustments allow setting the bias level and slope for the desired compensation. The bias resistor value and source voltage were chosen to minimize phase change with drive level changes around the nominal +19 dBm available into 50 ohms. This compensation produces a change of about $1.5^{\circ}\phi/dB/GHz$ for ± 1 dB. The bias current is monitored as an indication of SRD performance, therefore of drive level and of 500 MHz reference input level. Op amp gain is adjustable (Mon. Adj.) to provide a nominal 4 V level output to the M&C system.

The harmonic mixer, driven by the comb generator, produces a 100 MHz IF signal when the module output frequency is 100 MHz above or below a harmonic of 500 MHz. The conversion loss is about 30 dB with 2.5 to 3.0 dB slope over the band. The mixer output impedance is high (~ 7 pF) so is matched to 50 ohms with a series inductor. The 100 MHz amplifier (drawing ... S007) provides about 54 dB gain to produce +7 dBm into the phase detector. A 3 section bandpass filter 30 MHz wide is included to prevent false locks on subharmonics of 100 MHz. The filter may contain temperature compensating capacitors to reduce system phase shifts with temperature that are not frequency related. Those changes that are proportional to frequency can be absorbed in the Comb Generator compensation. The mixer error of about $0.1^{\circ}\phi/^{\circ}C/GHz$ is removed this way. The amplifier has an auxiliary output feeding -13 dBm to a front panel jack (Monitor 100 MHz IF) for troubleshooting.

4.5 Phase Detection and Monitoring

The Phase Detector unit (drawing ...S002) contains both phase and quadrature detectors, a 100 MHz reference level detector and several circuits to drive sideband indicators, provide TTL lock indication to the Interface board and a 100 MHz signal level indication. The phase detector is operated with the IF being a high level signal (+7 dBm) and the external reference operating about -7.5 dBm. This arrangment reduces detector susceptability to spurious signals in the IF and prevents typical

IF level changes with frequency from changing the loop characterstics. The reference level is not sufficient to turn the detector diodes on so the IF level must be within about 14 dB of nominal to generate a detectable output. The detector output goes thru a filter to terminate the sum frequency and reduce 100 MHz leakage into the FM Driver circuits that follow.

For the quadrature detector the levels are reversed, the reference driving at +7 dBm and the signal operating about 0 dBm. With a lower signal level the output will be a function of IF level which is desired, and the polarity is determined by the sideband. The output is, therefore, usable to generate the sideband, lock, fail and signal level monitor functions. Transistor drivers operate three LED's on the front panel to show the phase lock status. The necessary phase shift for the quadrature detector is produced by a small capacitor (C1) tap off the IF signal line. A separate diode detector on the +7 dBm reference line monitors the level for the M&C system. These and other monitor circuits are adjusted for +4 V out at nominal operating levels.

4.6 PLL and Acquisition

The FM tuning section (drawing ... S004-2) of the Yig Driver and Leveler board (YD&L) receives its input from the phase detector and generates a current of either polarity in the FM coil for rapid frequency change over a limited range. A wide band, low noise op amp (U3) drives complementary emitter followers (Q1 and Q2) that can furnish up to 50 mA in either

direction to tune the YIG \pm 15 MHz. Loop determining components were chosen for unity damping and $W_n = 9 \times 10^5$ (143 kHz). Tuning sensitivity would double on the high band because of multiplication, but a contact on a band switching relay doubles the resistance in the load, thereby maintaining the same FM tuning characteristic. A monitor circuit (U4) senses this tuning current providing information to the M&C system and providing a fudging voltage to the main tuning driver to increase DC gain and reduce offsets. This centering circuit has a response time of about 86 ms (1.8 Hz).

When a new frequency is designated, two latches on the Interface card are reloaded, a timing circuit sets the sweep count to the center, the D/A generates a corresponding voltage and the YIG changes frequency. After 200 ms of settling time for the main tuning, the timer allows the sweep circuit to begin searching above and below the nominal frequency. When the YIG frequency sweeps through a point 100 MHz away from a 500 MHz harmonic, a sweeping IF signal appears at the phase detector. As the IF signal frequency crosses 100 MHz the phase lock loop captures the signal and the quadrature detector generates a signal to the Interface card to stop the sweep. The sweep rate is about 11 ms/step and 1.95 MHz/step on the low band.

5.0 Tests, Adjustments and Further Details

5.1 PS Filter Board (C53300S003)

Experience on previous systems indicated that hash on the

power supply lines may be quite high, so users were urged to allow for up to 100 mV of noise. All power enters the RFI shielded compartments through 5 nF feed thru capacitors to suppress components above 30 MHz. L section filters on this board for the \pm 15 and \pm 28 V supplies extend suppression down to less than 10 kHz. Regulators that filter below 10 kHz are used on other boards where a 3 V supply reduction is permissible.

5.2 Regulator Board (C53300S008)

The Regulator board receives \pm 15 V from the P.S. Filter board and regulates down to \pm 12 V to provide clean power for some of the more sensitive circuits. Trim pots R7 and R9 are adjusted for +12 and \pm 12 V, respectively, at the output terminals.

The +5 and $\stackrel{1}{2}5.2$ V inputs come from the back panel connector via feed=thru capacitors to suppress higher frequency hash. Lower frequency filtering is provided by LC filters on the board. The current drive stage for the YIG main tuning uses \pm 5 V and is also located on this board. Low frequency suppression for the driver is provided by the transistors and a =2.5 V regulator.

5.3 Main Tuning (C53300S004, Sheet 1 and ... S008)

To adjust the YIG main tuning curve for minimum error over the band, it is necessary to measure the tuning nonlinearity. This is done as follows:

 Slide the sweep switch on the Interface card to off.

- Remove op amp U4 on the YIG Driver and Leveler board (YD&L).
- 3. Disconnect and ground the shield of the ϕ Error cable (white coax) from the Phase Detector.
- 4. Enter frequencies via the M&C bus.
- 5. Read the main output or front panel monitor with a counter with at least 1.0 MHz resolution.

As a starting condition for new oscillators or driver boards it is suggested that the offset pot (OS), R10, on the YD&L board be set for 0 V on the wiper (end of R11, 4.7 M toward edge of board), a frequency of about 6600 MHz be entered and the GAIN control, R9, set for the same output frequency. If the curve is not expected to be far off (same YIG oscillator and YD&L board previously adjusted), the initial adjustment of R9 and R10 can be skipped. Frequencies from 2100 to 7900 should then be entered and the errors recorded. With this info plotted a best fit straight line can be drawn through the error curve and the GAIN and OS pots trimmed for the desired result. Because of interaction beween the controls it is necessary to trim the OS pot at a low frequency (say, 2500 MHz) and the GAIN pot at the upper frequency (about 6600 MHz) several times for the desired result or set the GAIN pot for the desired upper frequency, f,, enter the lower frequency, f₁, note the output frequency, subtract from the desired frequency, multiply the difference, Δf by $f_1/(f_2-f_1)$ and set the OS pot beyond the desired frequency by this amount. With f_2 re-entered, resetting the GAIN pot for the correct output should also make f_1 correct. It is assumed that some error will be set in at both frequencies to obtain the minimum peak errors over the band.

If the tuning error measurement shows a strong increase as 7.9 GHz is approached, say more than 20 MHz, and the error is due to tuning compression (output frequency below input command), and a best fit straight line will not reduce peak errors below \pm 15 MHz, then the LIN pots (R16 and R20) and associated circuitry should be added. A small p.c. short between pins 1 and 2 on the NON LIN pot (R16) must be cut. The LIN KNEE pot (R20) will determine the frequency above which the NON LIN pot will compensate for YIG tuning compression. A small readjustment of the GAIN pot (R9) should be made once the tuning curve has been linearized. This linearization was not necessary on early production because the YIG's were bought to a \pm 0.1% maximum linearity specification. Maximum errors were less than 8 MHz. When the errors have been reduced to less than 15 MHz, replace U4 on the YD&L board, reconnect the phase error cable and turn on the sweep switch.

5.4 Relay Driver (B53300S001)

The coax band-switching relays are of the latching type that require a 35 ms pulse to operate. Control lines X2 and $\overline{X2}$ from the Interface board provide a positive transition for switching. This step turns on both transistors in the driver to furnish approximately 28 V to the coils. The voltage is sustained until

the series time constant at the input (C2, R3 + 2K source) can no longer furnish sufficient base current to the first transistor to drive the second stage. Feedback speeds up the switching rates. Diodes protect transistor junctions on the reverse cycle.

5.5 Leveler (C53300S004, Sheet 3)

The leveler circuit should keep the output power at +3 dBm over the band even though the YIG output level can change \pm 3 dB and power amplifier and doubler gain will change several dB with frequency. However, output fluctuations up to \pm 1.4 dB may exist because the detector is not flat $(\pm 0.5 \text{ dB})$ and the coupler side port flatness is \pm 0.4 dB with frequency. Mismatch adds additional ripple and the cable loss from the detector coupler to the output adds slope. The result can be an unexpected variation in level that can be best set by monitoring the level at many points across the total range and adjusting the Output Level control (R43) on the YD&L card for +3 dBm average output. The Monitor Zero control (R59) is set for minimum output voltage (as read on the CRT) with C11 shorted (end of R48, 510 ohms, toward Log Driver shorted to gnd). With the short removed the Monitor Gain pot (R54) can be set for 4 V out. Detector output will be about ₽7 mV.

5.6 Comb Generator (C53300S009)

For the initial setup on a new unit, or if the power amplifier A1 (AH507) has been changed, the power available to the

SRD matching network must be set. This is done by disconnecting L1 from the amplifier output and soldering the end of a RG188U coax in its place. The exposed center conductor should be short, say 1/8 inch. With no attenuation in the input pad, the 500 MHz input level can be adjusted for +19 dBm out of the attached coax. Correct output reading for coax loss of 0.22 dB/ft. The input level should then be measured and a pad added to make the input +5 dBm. Remove the test coax and connect L1. Set trim pot C (R16) maximum CCW and A (R17) for 0.65 V bias at op amp output U1-7. With +5 dBm, 500 MHz input, adjust L2 and L3 for maximum comb output and flatness to 16 GHz. The 2 GHz component level should average about +5 dBm and the 16 GHz component should measure about #30 dBm. A typical comb spectrum is shown in Section 7. Recheck the bias level as temperature changes will change this reading. Adjust MON ADJ for +4 V on the monitor output pin. Final adjustment of the trim pots will be made with the Comb Generator combined with the mixer and 100 MHz Amplifier and tested over a range of temperature as described later.

5.7 100 MHz Amplifier (C53300S007)

This amplifier boosts the harmonic mixer output of about 47 dBm to +7 dBm available for the phase detector. The mixer output impedance including teflon socket is approximately 7 pF in parallel with a high resistance (500 to 1000 ohms), so a matching network is used on the amplifier input. For testing the amplifier alone, a simulating input circuit such as shown in

Section 6.1 should be used. The jig is useful for checking the input matching network, amplifier gain, tuning the bandpass filter, and when making phase stability measurements. Allow for a loss of 17 dB in this network. The capacitance value may not be correct for a particular layout because of strays. To check the jig, first feed a variable frequency RF signal into the mixer and monitor the IF at the output of amplifier A1 by disconnecting C4 from the filter and tacking in a small coax line. Do not forget that the DC block is still required. Having measured the center frequency with this hookup, the input jig can then be substituted for the mixer and the 3.3 pF trimmed for the same center frequency. The matching network alone will have a bandwidth around 32 MHz. The bandpass filter is designed for 36 MHz and the combination should measure near 28 MHz.

The phase stability with temperature for the unit is typically $-.016\circ\phi/\circ$ C but expect a spread from at least 0 to-.035° ϕ/\circ C. Final adjustment of the attenuator must be done in a system after the main ouput level has been set. With the output averaging +3 dBm the attenuator is selected for +7 dBm average available to the phase detector. The monitor output should be near ~13 dBm under the same conditions.

A bandpass filter that has been previously tuned can be trimmed by stretching or squeezing L3 and L6 and adjusting C6. For a new circuit do not install L3, C5, L6, and C7. With L4, C6 only in the circuit, trim C6 for a 100 MHz center frequency. Then add L3, C5 and trim L3. Finally, add L6, C7 and trim.

If a thermal check of the Comb Generator, Mixer, 100 MHz Amplifier package indicates a significant non⁴⁴frequency dependent phase change with temperature that should be improved, then C5 and/or C7 in the amplifier can be changed to temperature compensating types. Parallel combinations of available negative temperature coefficient and NPO capacitors can generate a range of coefficients while meeting the combined value requirement. The magnitude of compensation required and the many possibilities to achieve it are too numerous to describe here.

5.8 Comb Generator - Mixer - 100 MHz Amplifier

This procedure is to set the temperature compensating pots on the Comb Generator bias board to correct for the generator and mixer phase variations with temperature. Refer to Section 6.2 for a suggested test setup. The generator, mixer and amplifier should be mounted together on a flat mounting plate that can be attached to a conducting thermal control device such as a Scientific Columbus heat pump. Adjust the thermal control for 20 C plate temperature. Set pot C (R16) maximum CCW, minimum resistance. Set pot A (R17) for 0.62 V on R18, 3.9 K (upper end) and pot B for (R14) for 0.62 V at U1-7 (upper end of diodes CR2 and CR3). With a 500 MHz input of +5 dBm and the output connected to a phase measuring system at 15.1 GHz, change the temperature to 30 C. When the temperature has stabilized, adjust pot C for the same phase reading as measured at 20 C. Change the measurement frequency to 2.6 GHz, return to 20 C and note the phase change. The change should be less than 2° (0.2° ϕ /°C). If this limit is not met, make a measurement near mid-band (8.6 GHz) to see if the error is linear with frequency. An error inversely proportional to frequency indicates non-frequency dependent phase change that should be correctable in the amplifier. However, measurements on two systems indicate this error is less than 0.1°/°C. See the 100 MHz Amplifier section for further comments.

This procedure for phase compensation and measurement is recommended because these three units include the most critical parts of the system for phase stability and, though awkward to test, are not nearly as awkward as trying to change temperature and get repeatable results on an entire module. This statement is made with some confidence because testing a module in an oven has been tried. Changing the temperature of so much thermal mass in an air medium is very slow allowing other time related errors to become more significant. The metal-to-metal "hot plate" method is much faster and more repeatable. A legitimate question is, what about the components not included such as the couplers and phase detector. Three Sage C218=20 couplers performed as follows:

2.6 GHz 5.1 GHz 15**.1** GHz Thru port 0 to +.02 °/°C +.02 to +.12 +.18 to +.32 Coupled -.01 to #.04 -.01 to -.03 port +.06 to +.25 The worst case error is $.15^{\circ}\phi/^{\circ}C$ for the mixer coupler or $.029 \circ \phi / \circ C/GHz$. The leveling coupler contribution is smaller since only the thru port is involved. A Model RPD+1 phase

detector measured less than $.002^{\circ}\phi/^{\circ}C$. These numbers are well under a system target of less than $0.2^{\circ}\phi/^{\circ}C/GHz$. Should another brand of coupler be used these tests should be repeated.

5.9 Phase Detector (C53300S002)

With power connected, check that the regulators U3 and U4 are providing \pm 12 V within \pm 0.5 V. Provide +7 and +5 dBm 100 MHz signals to J1 and J3 from an in-phase power divider and equal length lines including the 2 dB pad. The DC output at J2 with 1 K load should be $+0.29 \pm 0.03$ V. Measure the DC at the end of R10 (51 ohms) adjacent to C6 (1 nF). It should be less than .08Add 19.5" of polyethylene type coax to the J1 line. ۷. The output at J2 should be 0 \pm 0.03 V. If this requirement is not met, verify that the input phase difference is $90 \pm 2.5^{\circ}$ using a vector voltmeter. The quadrature detector output should be a maximum. If an RF voltmeter with high impedance probe is available, the amplifier A1 and A2 output levels should measure within 2 dB of 0 and +7 dBm. The output at C6 should be +0.65 \pm 0.2 V. Adjust the Signal Level pot, R5, for 4 V on feed-thru terminal 13. Measure $+4 \pm 0.2$ V at output terminal 10. Adjust Ref Level pot, R31, for 4 V on terminal 12. By moving the 19.5" cable to J3 the input phase is changed 180° and the voltage at terminal 13 becomes -4 V \pm 0.1 V. Terminal 10 should again be +4 $V \pm 0.3 V$. Verification of outputs under appropriate conditions on terminals 9, 11, 14 and 15 require external pull-up resistors (5 or 10 K suggested). These can be measured now or checked in

the module. When terminal 13 is positive, terminals 9, and 15 will be low; the others high. With 13 negative, 9 and 14 will be low; the others high. With either 100 MHz input disconnected, terminals 9, 14 and 15 will be high and 11 low.

5.10 FM Tuning (C53300S004)

The YIG FM coil driver contains no adjustments but some additional information may be helpful. The unit is designed to furnish up to \pm 50 mA to the coil for \pm 15.5 MHz swing. The tuning sensitivity as measured across the 150 ohm resistors is 2.07 MHz/V and is equivalent to about 45 MHz/V at the cable input. At the monitor output the figure is 1.55 MHz/V. Please note that these numbers are for the FM tuning only and do not reflect the effect of the feedback to the main tuning. When testing on the low band this feedback can be disabled by removing op amp U4. For the high band either end of R40 (200 K) should be grounded (U4 removed).

The comparatively low value of R28 (100 K) in the FM feedback limits loop gain at low frequencies and permits oscillator frequency pulling to generate significant phase offsets. Feedback to the main tuning corrects this problem. For higher FM gain the excess loop delays or phase shifts produce a measurable push-off voltage peaking around 2.3 MHz from lock. The sweep drive will override this for modest gain increases, but it effectively limits the range of the sweep. When push=off is not present the lock frequency will be approached smoothly to

about 2 MHz separation when snap-in occurs. The push-off phenomenon is accommodated by leaving the FM low frequency loop gain low and using feedback to the main tuning below 1.8 Hz (88 ms TC) to boost DC gain. Attempts at diddling the phase did not help. The low frequency gain is about 6.5 MHz/° ϕ or .15° ϕ /MHz. If oscillator drift is 0.3 MHz/°C maximum, then phase drift will be less than .045° ϕ /°C. If this is considered marginal, the gain could be doubled without serious push-off problems but further increases could be a problem.

As mentioned under Operational Description, the FM tuning sensitivity is changed when switching bands to maintain the same overall tuning sensitivity on both bands. R38 (150 ohms) is inserted by auxiliary contacts in relay K1 to halve the tuning current on the hgih band. The 16 ohms, R34, across the YIG FM coil provides damping that reduces ripple in the sideband noise. Typical sideband spectrums are shown in Section 7. The amplifier input is a low level signal on coax from the Phase Detector. To reduce the possibility of pickup from ground loops the input circuit has an isolated common, grounded only through the coax. It is, therefore, necessary to ground the shield whenever the loop is opened by disconnecting the Phase Detector output, J2.

5.11 Front Panel

Because of the system guidelines for remote control and monitoring of modules thru the M&C bus the front panel has no controls and a minimum of displays and test points. The three


LED's indicate the status of the phase lock loop. When the unit is not locked for any reason, the red FAIL light should be on. When lock occurs, one of the green lights will show whether the lock frequency is above or below the closest harmonic of 500 MHz.

The main output is sampled with a 20 dB coupler that provides about -16 dBm at the 2-16 GHz Monitor jack for checking freqeuncy, sidebands and general testing. The tap point is inside the loop so that the load changes on this line have minimal effect on phase. The 100 MHz IF Monitor jack provides an isolated sample of about -13 dBm of the IF signal for observing the spectrum at a more convenient frequency. An open=to= termination change on this line generates a maximum phase step of about .05°.


5.12 Acknowledgements

Recognition is given to Lewis Beale for his efforts in breadboarding, testing, mechanical designs, and as current producer of these systems; to Ron Weimer for the Interface card design and its description; to Rich Bradley for the computer display program and help in the digital area; and to Omar Bowyer for mechanical designs and drafting.

- 6.0 Suggested Test Circuits
- 6.1 100 MHz Amplifier Input Matching Circuit



6.2 <u>Comb Generator - Mixer - 100 MHz Amplifier Phase Stability</u> vs. Temperature Measurement




6.3 Manual Tuning of YIG


For small deviations around a commanded frequency

+15 Large 10 turn | 270k Remove U4 on YD&L board and wire wound pot. 50k feed this into the pc land (Bourns 3500S-2-503) | joining U4-7 and R6 (8.2 K). -15

7.0 Graphs

7.1 Comb Generator Spectrum





7.3 <u>CRT Display (Proposed)</u>

Operating Frequency Band	xxxxx.xxx 2-8/8-16					
Sideband Phase " Lock Status	Upper/Lower Locked/Unlocked	(>	±	2	V	limit)

Description	<u>Status</u>	Limi	ts	Remarks (Warning _Limits)
D/A Converter Output 1600 MHz/V	x.xx	1.29	5.00	(0%)
YIG Main Tuning Voltage	x.xx	1.96	8.10	(2%)
YIG FM Tuning Voltage	x.xx	-0.40	0.40	(25%)
Phase-Lock and 100 MHz SIG Level	x.xx	2.90	5.50	(7%)
100 MHz REF Level	x.xx	3.20	5.00	(5%)
Comb Gen/500 MHz REF Level	x.xx	3.10	5.10	(8%)
Output Level	x.xx	1.50	8.20	(12%)

8.0 Input+Output Functions, Levels, and Connections

8.1 Monitor and Control I/O

Analog Inputs

Read and Relative Address	<u>P1,</u>	Pin No.	Function
0	1	(ОН)	D/A Converter Output
1	2	(1H)	YIG Main Tuning Voltage
2	3	(2H)	YIG FM Tuning Voltage
3	4	(3H)	Phase-Lock & 100 MHz Sig Level
4	5	(4H)	Sideband (+ Upper, - Lower)
5	6	(5H)	100 MHz REF Level
6	7	(6H)	Comb Gen/500 MHz REF Level
7	8	(7H)	Output Level

Digital Inputs

Relative address 8 and Read

M&C In∸	Inter- face	
<u>put</u>	<u>Input</u>	Function
CMO	40	Phase Lock Status (Lock, low)
CM1	46 (LM1)	Relay K1 Monitor High, 2-8 band
CM2	48 (LM2)	Relay K2 Monitor Low, 8-16 band
ID Req	luest	
M&C In	iput	
C	MO thru CM7	Unit and location identifica-
		tion. CM7=Parity. CM6=MSB.

		17-Parity. -location	
CM8 thru CM13	Unit serial CM8-LSB.	CM13-MSB	•

Digital Output

Relative address 8 and Write.

Outputs CMO	LO Frequency	Control.
thru 12	Count 1024	to 8191.


8.2 Back Panel


AMP 42 pin mixed connector, P11 204186-5, 202394-2, Block, hood


Pin	No. Function	<u>Pin Type No.</u>
10	+5 V 1.6 A	201578-1
16		
17		
29		
11		
34	Pwr. G	
42	Sig. G	
8	M/C Bus XMT +	
9	M/C Bus XMT 🏯	
14	M/C Bus RCV +	(
15	M/C Bus RCV -	
22	ID LSB	
23	ID	210578-1
Coax	Connectors, OSP	
		<u>Omni-Spectra</u>
P5	• •	4503-7941-00
Рб	100 MHz Ref. In +5 \pm 1.0 dBm	11
P7	500 MHz Ref. In +5 \pm 1.0 dBm	n
8.3 Front Pan	el	
		Omni-Spectra
P12	Monitor, 100 MHz IF −13 dBm	2004-7941-00
	Monitor, 2-16 GHz Out -16 dBm	n


9.0 Photos

Front view. Right side view. Left side view. Back side view.











10.0 Block Diagrams

Module


Interface card.







11.0 Logic Diagram

Interface card.




DATE SEPT 20, 1985 SHEET 1 OF 3








12.0 Schematics


Relay Driver. Phase Detector. Power Supply Filter. YIG Driver and Leveler. Module. 100 MHz Amplifier. Regulator. Comb Generator.























REV	DATE	DRAWN BY	APPRV D BY	DE SCRIP YKIN
A	26	13171	I	BEVISED COLLA
в	7 74 8'1	GM		E1, C4 + E10 WAS 620 5% 1/4W 85 WAS 300 5% 1/2 W 80 WAS 450 5% 1/2 W 82 WAS 20K 5% 1/4W








13.0 Assembly Drawing

Module.



V Z-IG GHE		NATIONAL RADK ASTRONOMY OBSERVATORY		
THEST		Gmocers	12100 3-071	
YEEA		SOOAQQUAR	acaut 1:1	
	-16 641		ASTRONO OBSERVAN CONSTRUCTION	

MONT SIDE VIEW OF MODULE

REF. BOM A533008001

14.0 Bill of Materials

Module. Phase Detector. Comb Generator. 100 MHz Amplifier. YIG Driver and Leveler. Regulator. Power Supply Filter. Relay Driver. Interface Card.

Page No. 1 05/20/87

A533008001-2-16 GHz SYNTHESIZER BILL OF MATERIAL NATIONAL RADIO ASTRONOMY OBSERVATORY VLBA

ITEM MANUFACTURER	MANUFACTURER'S	DESCRIPTION	ouan.
NUM.	PART NUMBER		Reg.
~~~~	****	<b>֎֎֎ՠ֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎֎</b>	372 70 <b>70 70</b>

1	NRAŬ		MONITOR AND CONTROL CARL	1
2	NRAO	A53300B003	PHASE DETECTOR	1
2		C53300S002	PHASE DETECTOR SCHEMATIC	
2		C533889981	PHASE DETECTOR PCB	1
2	NRAO	B53300M004	PHASE DETECTOR BOX	1
3	NRAO	A5330B004	COMB GENERATOR	1
3		C53388S889	COMB GENERATOR SCHEMATIC	
3		B533009006	COMB GENERATOR PCB	1
3		B533889989	COMB GENERATOR PCB	1
3	NRAO	B533 <b>00N00</b> 5	COMB GENERATOR BOX	1
4	NRAO	A53300B005	100 MHz AMPLIFIER	1
4		C53300S007	100 MHz AMPLIFIER SCHEMATIC	
4		D533889988	100 MHz AMPLIFIER PCB	1
4	NRAO	B5330011089	100 MHz AMPLIFIER BOX	1
5	NRAO	A53300B006	YIG DRIVER AND LEVELER YIG DRIVER AND LEVELER SCHEMATIC YIG DRIVER AND LEVELER PCB	1
5		C53300S004	YIG DRIVER AND LEVELER SCHEMATIC	
5		D533889882	YIG DRIVER AND LEVELER PCB	1
6	NRAO	A533888887	REGULATOR	1
6			REGULATOR SCHEMATIC	
6		C5338899883	REGULATOR FCB	i
7	NRAO	A53300B008	PS FILTER	i
7		C533885883	PS FILTER SCHEMATIC	
7		C533889984	PS FILTER PCB	i
8	NRAO	A53300B009	RELAY DRIVER	1
8		B533005001	RELAY DRIVER SCHEMATIC	
8		D533000007	RELAY DRIVER PCB	1
9		A53300B010	INTERFACE	1
9		B53300L001	INTERFACE DIAGRAM	
10				
ii	AVANTEK	<b>Y88</b> 5-2185	YIG	1
12	RLC ELECTRONICS	A-8-3RM	ATTEN, FIXED	i
13	GENERAL MICROWAVE	IM190C WITH DRV 311	ATTEN, PIN	1
	TELEDYNE		RELAY, COAC	2
<b>i</b> 5	AYDIN MICROWAVE	ANA 488885	RF AMPLIFIER	i
16	TRN MICROWAVE	RX16000	DOUBLER	1
17	SAGE	C218-20	DIRECTIONAL COUPLER	3
18	TRN MICROWAVE	D1823	DETECTOR	1
19	H-P, SAMPLER	5088-7022	MIXER	1

#### BILL OF MATERIALS

ITEM	DESCRIPTION	MANUFACTOR	PART NUMBER			
★★ 53300 B003						
AI	Amplifier	AVANTEK	N5A-6184			
A2	Amplifier	AVANTEK	NSA-11309			
C1	Capacitor 1.2pf	ERIE	\$101-100-C0K0-1298			
C2	Capacitor .01uf	CENTRALAB	CY15C103F			
C3	Capacitor 5nf	TUSONIX	1415-001-X500-502AA			
C4	Capacitor .1uf Chip	CENTRALAS	W250FH104H			
C5	Capacitor 150pf	CENTRALAB	CW15A151K			
C6	Capacitor inf	CENTRALAB	CW15A102K			
C7	Capacitor inf	CENTRALAB	CW15A102K			
C8	Capacitor .01uf	CENTRALAS	CY15C103P			
C9	Capacitor .01uf	CENTRALAB	CY15C103F			
C10	Capacitor 5nf	TUSONIX	2425-001-x5W0-502AA			
Cii	Capacitor .1uf Chip	CENTRALAB	WOLDFH104M			
C12	Capacitor .1uf Chip	CENTRALAB	9050F8104M			
C13	Capacitor 5nf	TUSONIX	2425-001-X3W0-362AA			
C14	Capacitor 5nf	TUSONIX	2425-001-X500-502AA			
C15	Capacitor .01uf	CENTRALAB	CY15C103F			
C16	Capacitor 5nf	TUSONIX	2425-001-X5W0-502AA			
C17	Capacitor .01uf	CENTRALAB	CY15C103P			
C18	Capacitor .01uf	CENTRALAB	CY15C103P			
C19	Capacitor 5nf	TUSONIX	2425-001 <b>-x5</b> 00-502AA			
C28	Capacitor 5nf	TUSONIX	2425-001 <b>-</b> XSW0-502AA			
C21	Capacitor 5nf	TUSONIX	2425-001-X540-502AA			
C22	Capacitor .1uf	CENTRALAB	CY28C184P			
C23	Capacitor 5nf	TUSONIX	2425- <b>601-X5W0-</b> 502AA			
C24	Capacitor .1uf	CENTRALAB	CY20C104F			
C25	Capacitor iuf 25V tant.	SPRAGUE	1990185X8825AA1			
C26	Capacitor .01uf	CENTRALAB	CY15C103P			
C27	Capacitor .1uf Chip	CENTRALAB	W050FH104M			
C28	Capacitor .1uf Chip	CENTRALAB	W050FH104M			
C29	Capacitor 3.3pf	ERIE	8101-100C0K0339B			
CR1	11456	AN POWER DEVICES	1N456			
CR2	11456	AM POWER DEVICES	1N456			
CR3	1N456	AM POWER DEVICES	1N456			
CR4	1N456	AN POWER DEVICES	18450			
CR5	1N456	AM POWER DEVICES	1N456			
CR6	RED	HEWLETT-PACKARD	HIMP 1301			
CR7	GRN	HEWLETT-PACKARD	HIMP 1541			
CR8	1N456	AM POWER DEVICES	11456			
CR9	GRN 1N456	HEWLETT-PACKARD AM POWER DEVICES	ALMP 1501 1N456			
CR10		HEWLETT-PACKARD	5082-2835			
CR11	2835 Inductor 4.7uh	NYTRONICS	DD-4.70			
L1 10		NYTRONICS	DD-0.10			
L2	Inductor .1uh Inductor .12uh	NZTRONICS	DD-0.12			
13 14	Inductor 1.2uh	NYTRONICS	DD-1.20			
15	Inductor .iuh	NYTRONICS	DD-6.10			
16 16	Inductor 4.7uh	NYTRONICS	DD-4.70			
L7	Inductor .12uh	NYTRONICS	DD-0.12			
Mi	PHASE DETECTOR	MINI-CIRCUITS	RFD-1			
		· - ·				

Page No. 2 02/26/87

ITEM	DESCRIPTION	MANUFACTOR	PART NUMBER
M2	PHASE DETECTOR	MINI-CIRCUITS	RPD-1
R1	Resistor 15 1/4W 5%	ALLEN-BRADLEY	CB1505
R2	Resistor 562 1/4W 1%	CÔKNING	RN55D5620F
R3	Resistor 11.5K 1/4W 1%	CORNING	RN551/152F
R4	Resistor 31.6K 1/4W 1%	Corning	RN55D3162F
R5	100K TRIM	BOURNS	3329H-1-104
<b>R6</b>	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	CB1035
R7	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	<b>CB1935</b>
R8	Resistor 20K 1/4W 5%	ALLEN-BRADLEY	CB2035
R9	Resistor 51 1/4W 5%	ALLEN-BRADLEY	C85185
R10	Resistor 51 1/4W 5%	ALLEN-BRADLEY	CB5105
R11	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	CB1055
<b>R1</b> 2	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	CB1035
R13	Resistor 10K 1/4W 5%	ALLEN-BRADIEY	CB1035
R14	Resistor 15 1/4W 5%	ALLEN-BRADLEY	CB1565
<b>R15</b>	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	CB1035
R16	Resistor 20K 1/4W 5%	ALLEN-BRADIEY	CB2835
<b>R1</b> 7	Resistor 560 1/4W 5%	ALLEN-BRADLEY	CB5615
<b>R18</b>	Resistor 115 1/4W 1%	CORNING	RN55D1150F
R19	Resistor 287 1/4W 1%	CORNING	RN55D2870F
R20	Resistor 95.3 1/4W 1¥	CORNING	RN55D95R3F
R21	Resistor 267 1/20 1%	CORNING	RH6@D267@F
R22	Resistor 10K 1/4W 54	ALLEN-BRADLEY	CB1035
R23	Resistor 42.2 1/4W 1%	CORNING	KNS5D42R2F
R24	Resistor 16.5 1/4W 1%	CORNING	RH55D16R5F
R25	Resistor 20K 1/4W 5%	ALLEN-BRADLEY	CB2835
R26	Resistor 470 1/4W 5%	ALLEN-BRADLEY	CB4715
R27	Resistor 68.1 1/4W 1%	CORNING	RN55D68R1F
R28	Resistor 688 1/4W 5%	ALLEN-BRADLEY	CB6815
R29	Resistor 6.66K 1/4W 1%	CORNING	RN55D6661F
R30	Resistor 26.7K 1/4W 1%	CORNING	RN55D2672F
R31	100K TRIM	BOURNS	33298-1-184
R32	Resistor 100K 1/4W 5%	ALLEN-BRADLEY	CB1645
R33	Resistor 100K 1/4W 5%	ALLEN-BRADLEY	CB1045
R34	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	CB1035
R35	Resistor 100K 1/4W 5%	ALLEN-BRADLEY	CB1045
R36	Resistor 20K 1/4W 5%	ALLEN-BRADLEY	CB2035
<b>R</b> 37	Resistor 470 1/4W 5%	ALLEN-BRADLEY	CE4715
<b>R3</b> 8	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	CB1035
R39	Resistor 3.16K 1/4W 1%	CORNING	RN55D3161F
R48	Resistor 374 1/4W 1%	CORNING	RN55D3740F
R41	Resistor 3.16K 1/4W 1%	CORNING	RN55D3161F
R42	Resistor 374 1/4W 1%	CORNING	RN55D374NF
U1	LF412CN	NATIONAL	LF412CN
U2	LF412CN	NATIONAL	LF412CN
<b>U</b> 3	LM317LZ	NATIONAL	1 <b>//</b> 3171Z
U4	LM337LZ	NATIONAL	LM3371.C

Page No. 02/26/87 3

#### **BILL OF MATERIALS**

PART NUMBER

#### MANUFACTOR ITEM DESCRIPTION ** 53300 B004 AH5-67 ALPHA Aí Amplifier Capacitor 13pf Chip DIELECTRIC LABS M17AH130K4SXL C1 DIELECTRIC LABS M17AH270K4SXL Capacitor 27pf Chip C2 2425-001-x300-502ra TUSONIX C3 Capacitor 5nf 2425-001-X5W8-502AA TUSONIX Capacitor 5nf C4 CY20C104P CENTRALAB C5 Capacicor .1uf CENTRALAS CY15C183F 60 Capacitor .01uf C7 Capacitor 1uf 25V tant. SPRAGUE 1990105X0025AA1 Capacitor 22pf Chip AM. TECH. CERAMICS 100A226JP 80 **8**835 5082-0835 HEWLETT-PACKARD CR1 1N456 AM POWER DEVICES 11456 CR2 AM POWER DEVICES 1N456 CR3 11456 5082-2835 CR4 2835 HEWLETT-PACKARD CRS 2835 HEMLETT-PACKARD 5082-2835 BRASS STRIP .15 LONG NRAO Ы Inductor 2nh NRAO BRASS STRIP .6 LONG L2 Inductor 9.4nh Inductor 2nh BRASS STRIP .15 LONG NRAO L3 ABT0140A3035 L4 Inductor 3 Turns NRAG 15 Inductor .33uh NYTRONICS DD-0.33 Value Determined During Manufacture ALLEN-BRADLEY CB.__5 R1 **CB__**5 Value Determined During Manufacture ALLEN-BRADLEY **R**2 Value Determined During Manufacture ALLEN-BRADLEY د__8 R3 RN55D3161F R4 Resistor 3.16K 1/4W 1% CORNING RN5503740F Resistor 374 1/4W 1% CORNING R5 Resistor 27K 1/4W 5% ALLEN-BRADLEY CB2735 **R**6 ALLEN-BRADLEY Resistor 168K 1/4W 5% Cb1645 **R7** Resistor 274 1/4W 1% CORNING RN55D2740F R8 3666P-1-204 200K TRIM BOURNS R9 R10 Resistor 10K 1/4W 5% ALLEN-BRADLEY CE1035 ALLEN-BRADLEY CB2735 R11 Resistor 27K 1/4W 5% **R1**2 Resistor 80.6K 1/4W 1% CORNING KN55588652F RN55D1102F Resistor 11K 1/4W 1% CORNING R13 3006F-1-201 R14 288 TRIM BOURNS R15 Resistor 4.42K 1/4W 1% CORNING RN55D4421F 19K TRIM BOURNS 3066P-1-103 R16 3006P-1-202 R17 2K TRIM BOURNS R18 Resistor 3.9K 1/4W 5% ALLEN-BRADLEY CB3925 CORNING RNESD5110F Resistor 511 1/4W 1% R19 CA3260AE U1 CA3260AE RCA LH317LZ U2 LM317LZ NATIONAL

ITEN	DESCRIPTION	MANUFACTOR	PAKT NUMBER
<b>**</b> 53	308 B005		
A1	Amplifier	avantek	MSA-6164
A2	Amplifier	avantek	MSA-0104
A3	Amplifier	AVANTEK	N5A-0284
Å4	Amplifier	AVANTEK	MSA-0304
<b>A</b> 5	Amplifier	Avantek	NSA-0104
Ci	Capacitor .1uf Chip	CENTRALAB	W05WFH194M
C2	Capacitor inf	CENTRALAB	CW15A102k
C3	Capacitor inf	CENTRALAB	CWISAIQLK
C4	Capacitor .iuf Chip	CENTRALAB	W050FH104M
C5	Capacitor 132pf	CENTRALAL	Ch15A- 101J & 330J
C6	Capacitor 2.5-10pf	JOHANSON	9622
C7	Capacitor 132pf	CENTRALAS	CH15A- 101J & 330J
C8	Capacitor .iuf Chip	CENTRALAB	Wetefh104M
C9	Capacitor .iuf Chip	CENTRALAB	W050FH104N
C18	Capacitor .iuf Chip	CENTRALAB	W050FH104N
Cii	Capacitor .iuf Chip	CENTRALAB	W059FH104M
C12	Capacitor .iuf Chip	CENTRALAB	W258FH104M
C13	Capacitor .iuf Chip	CENTRALAB	W050F8104M
C14	Capacitor .iuf Chip	CENTRALAB	W850FB104M
C15	Capacitor .iuf Chip	CENTRALAL	W858FH104H
C16	Capacitor 5nf	TUSONIX	2425-001-X5W0-502AA
Ji	Socket	AUGAT	8 <b>868-16</b> 6
J2	Coax Connector	APPLIED ENG. PRDTS.	
<b>J</b> 3	Coax Connector	APPLIED ENG. PRDTS.	
Li	Inductor 330nh	NYTRONICS	DD-0.33
L2	Inductor 4.7uh	NYTRONICS	DD-4.70
L3	Inductor 19nh	NRAŬ	3 TURNS #22
IA	Inductor .33uh	NYTRONICS	DD-0.33
LS	Inductor 2 Turns	NRAO	Abtu140A363b
16	Inductor 19nh	NRAO	3 TURNS #22
L7	Inductor 4.7uh	NYTRONICS	10-4.78
L8	Inductor 2 Turns	NRAŬ	ABT0140A303B
L9	Inductor 4.7uh	NYTRONICS	DD-4.70
L19	Inductor 4.7uh	NYTRONICS	DD-4.79
L11	Inductor 2 Turns	NRAO	ABT0140A3635
L12	Inductor 4.7uh	NYTRONICS	DD-4.78
Ri	Resistor 562 1/4W 1%	CORNING	KN55D5628F
R2	Resistor 20K 1/8W 5%	ALLEN-BRADLEY	682035
R3	Value Determined During Manufacture	ALLEN-BRADLEY	CB5
R4	Resistor 562 1/4W 14	CORNING	RNS5D5628F
R5	Resistor 267 1/2# 1%	CORNING	RN60D2670F
<b>R</b> 6	Value Determined During Manufacture		CB5
R7	Value Determined During Manufacture		ŭ <u>8</u> 5
RS	Resistor 357 1/2# 1%	ALLEN-BRADLEY	RN60D3570F
R9	Resistor 1K 1/4W 5%	ALLEN-BRADLEY	CR1025
R10	Resistor 562 1/4W 1%	CORNING	RN55D562WF

Page No. 5 02/26/37

C2

C3

C4

CRI

R2

R3

R4

R5

R6

**R**7

**R**8

**R**9

R10

R11

R12

R13

R14

R15

R16

R17

R18

R19

R20

R21 R22

R23

U1

U2

11456

5K TRIM

2K TRIM

1K TRIM

OP-07C

0P-07C

#### BILL OF MATERIALS

PART NUMBER

#### MANUFACTOR ITEM DESCRIPTION

** 53388 B886-1 CENTRALAB CN15A101K Capacitor 100pf CENTRALAB CY20C104P Capacitor .1uf CENTRALAE CY28C104P Capacitor .1uf AM POWER DEVICES 18456 RN55D1741F Resistor 1.74K 1/4W 1% CORNING ALLEN-BRADLEY 081023 Resistor 1K 1/4W 5% RR55D1001F CORNING Resistor 1K 1/4W 1% ALLEN-BRADLEY CB4755 Resistor 4.7M 1/4W 5% ALLEN-BRADLEY 038225 Resistor 8.2K 1/4W 5% CORNING RN55020R0F Resistor 20 1/4W 1% CORNING RH55D7501F Resistor 7.5K 1/4W 1% 32954-1-502 BOURNS 32998-1-503 BOURNS SOK TRIM CB4755 Resistor 4.7M 1/4W 5% ALLEN-BRADLEY CORNING KH5501913F Resistor 191K 1/4W 1% RH55D1003F Resistor 100K 1/4W 1% CORNING RN55D1002F Resistor 10K 1/4W 1% CORNING RNS5D1002F Resistor 10K 1/4W 1% CORNING 3299%-1-282 BOURNS RN55D1003F Resistor 100K 1/4W 1% CORNING Resistor 4.53K 1/4W 1% CORNING RN5514531F Resistor 100K 1/4W 1% CORNING RN55D1003F BOURNS 32998-1-102 ALLEN-BRADLEY CB1035 Resistor 10K 1/4W 5% Resistor 10K 1/4W 5% ALLEN-ERADLEY CE1035 CORNING RN55D6491F Resistor 6.49K 1/4W 1% ANALOG DEVICES ADOP-07CN ANALOG DEVICES ADOP-07CN

6

ITEM	I DESCRIPTION MANUFACTOR		PART NUMBER
<b>**</b> 533	<b>00 300</b> 6-2		
C5	Capacitor 1200pf	CENTRALAB	UN15U122K
C6	Capacitor .iuf	CENTRALAB	CY20C104P
C7	Capacitor .1uf	CENTRALAB	0720C104P
C8	Capacitor luf	ELECTROCUEE	050B1A105K
C9	Capacitor iuf	ELECTROCUBE	65 <b>081A105</b> K
CRI	-		MV50
CR2	R2 NV50 GENERAL INSTRU		MV50
<del>Q</del> 1	Transistor 2N 2219	MOTOROLA	2N 2219
92	Transistor 2N 2905	MOTOROLA	2N 2965
<b>R24</b>	Resistor 1.2K 1/4W 5%	ALLEN-BRADLEY	CB1225
R25	Resistor 4.7K 1/4W 5%	ALLEN-BRADLEY	СВ4725
R26	Resistor 1.3K 1/4W 5%	ALLEN-BRADLEY	CE1325
R27	Resistor 1.8K 1/4W 5%	ALLEN-BRADLEY	CB1825
R28	Resistor 100K 1/4W 5%	ALLEN-BRADLEY	C81045
R29	Resistor 200 1/4W 5%	ALLEN-BRADLEY	CB2015
R30	Resistor 3.9K 1/4W 54	ALLEN-BRADLEY	CB3925
R31	Resistor 36 1/4W 5%	ALLEN-BRADLEY	£3685
R32	Resistor 36 1/4W 5%	ALLEN-BRADLE /	C53605
R33	Resistor 3.9K 1/4W 5%	ALLEN-BRADLEY	CB3925
R34	Resistor 16 1/4W 5%	ALLEN-BRADLEY	Cb1605
<b>R35</b>	Resistor 150 3W 1%	DALE	KS-2B
R36	Resistor 150K 1/4W 5%	ALLEN-BRADLEY	661545
R37	Resistor 200K 1/4W 5%	ALLEN-BRADLEY	CB2845
R38	Resistor 150 1/2W 1%	DALE	RN65D1500F
R39	Resistor 150K 1/4W 5%	ALLEN-BRADLEY	CB1545
R40	Resistor 200K 1/4W 5%	ALLEN-BRADLE 7	CB2045
R41	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	CB1035
03	OP-27GN	ANALOG DEVICES	ADOP-270N
U4	NC-34072-P	Motorola	MC-34872-F

7 Page No. 02/26/87

62720	/ 8/	BILL OF MATERIALS	
ITEM	DESCRIPTION	MANUFACTÓR	PART NUMBER
<b>**</b> 533	<b>90 B00</b> 6-3		
C10	Capacitor .001uf	CENTRALAB	CW15C162K
C11	Capacitor .01uf	CENTRALAB	CY15C183P
C12	Capacitor .1uf	CENTRALAB	CY20C104P
C14	Capacitor 10pf	CENTRALAB	CN15A100E
R42	Resistor 100K 1/4W 1%	CORNING	RN55101003F
R43	10K TRIN	BOURNS	30062-1-103
<b>R4</b> 4	Resistor 665K 1/4W 1¥	CORNING	KN55D66531
<b>R4</b> 5	Resistor 15K 1/4W 1%	CORNING	RN55D1502F
R46	Resistor 510 1/4W 5%	ALLEN-BRADLEY	<b>Cho115</b>
R47	Resistor 1K 1/4W 5%	ALLEN-BRADLEY	CB1025
R48	Resistor 510 1/4W 5%	ALLEN-BRACLEY	CB5115
R49	Resistor 100K 1/4W 5%	ALLEN-BRADLEY	CB1045
R50	Resistor 3.6K 1/4W 5%	ALLEN-BRADLEY	CB3625
R51			
R52	Resistor 22.6K 1/4W 1%	CORNING	RN55D2262F
R53	Resistor 2008 1/4W 1%	CORNING	RN55D2003F
R54	2K TRIM	BOURNS	3 <b>006P-1-</b> 202
<b>R5</b> 5	Resistor 80.6K 1/4W 1%	CORNING	RNS5D8062F
R56	Resistor 10K 1/4W 5%	ALLEN-BRADLEY	CB1035
R57	Resistor 240K 1/4W 5%	ALLEN-BRADLEY	CB2445
R58	Resistor 100 1/4W 5%	ALLEN-BRADLEY	CE1615
R59	100k Trin	BOURNS	33258-1-104
05	CA3260AE	RCA	CA3268AE

Page No. 8 02/26/87

ITEM	DESCRIPTION	MANUFACTOR	PART NUMBER
** 533	88 B887		
C1	Capacitor 500uf	SPRAGUE	ТVА-1162
C2	Capacitor 1000uf	SPRAGUE	TVA-1163
C3	Capacitor 1uf 25V tant.	SPRAGUE	1990105X0025AA1
C4	Capacitor 500uf	SPRAGUE	tva-1162
C5	Capacitor iuf 25V tant.	SPRAGUE	199D105X0025AA1
CR1	11456	AM POWER DEVICES	18456
L1	Inductor 220th	CADDELL-BURNS	6866-17
12			
13	Inductor 1990h	CADDELL-BURNS	6860-13
Q1	Transistor 2N 3904	MOTOROLA	<b>2N 398</b> 4
92	Transistor D44C8	GENERAL ELECTRIC	D4408
Rí	Resistor 10 1/4W 5%	ALLEN-BRADLEY	CB1005
R2	Resistor 2 3W 1%	DALE	k3 28
R3	Resistor 120 1/4W 1%	CORNING	RNS5D1200F
R4	Resistor 128 1/4W 1%	CORNING	RN55D1200F
<b>R</b> 5	Resistor 3.3 1/4W 5%	ALLEN-BRADLEY	CB3R35
R6	Resistor 200 1/4W 1%	CORNING	RNS5D2000F
R7	2K TRIN	BOURNS	3996P-1-202
R8	Resistor 200 1/4W 1%	CORNING	RN55D2000F
R9	2K TRIM	BOURNS	3006P-1-202
U1	LH337T	MOTOROLA	1 <b>M</b> 337 <b>T</b>
02	LN317T	MOTORULA	LH317T
U3	LM337T	MOTOROLA	LM337T

Page No. 9 02/26/87

ITEM	DESCRIPTION	MANUFACTOR	PALT NUMBER
<b>**</b> 533	3 <b>69: B668</b>		
C1	Capacitor 300uf 50V	MALLORY	TT50M300A
C2	Capacitor 300uf 50V	MALLORY	TT56M300A
C3	Capacitor 300uf 50V	MALLORY	TT5 <b>0M3</b> 00A
C4	Capacitor 300uf 50V	MALLORY	TT50M30MA
L1	Inductor 470uh	CADDELL-BURNS	6860-21
L2	Inductor 68uh	J W MILLER	5248
13	Inductor 125uh	J W MILLER	5252
IA	Inductor 199uh	CADDELL-BURNS	6860-13

ITEM	DESCRIPTION	MANUFACTOR	Part humaer
<b>**</b> 53	300 8009		
C1	Capacitor luf	ELECTROCUBE	65031A105K
C2	Capacitor 1uf	ELECTROCUEE	650 <b>81</b> A105k

کسا ا	Capaciton Int	TTOO IN CODE	CORDINION
C3	Capacitor 5nf	TUSONIX	2425-001-XSW0-502AA
C4	Capacitor 1uf	ELECTROCUBE	65081A105K
C5	Capacitor .iuf	CENTRALAB	CY28C184P
CR1	1N456	AM POWER DEVICES	11456
CR2	1N4001	INT'L RECTIFIER	1 <b>1406</b> i
CR3	1N456	AM POWER DEVICES	18456
CR4	1N4001	INT'L RECTIFIER	1 <b>N4661</b>
<del>Q</del> 1	Transistor 2N 3904	MOTOROLA	2N 3904
92	Transistor 2N 2905	MOTOROLA	2N 2905
<b>Q</b> 3	Transistor 2N 3904	MOTOROLA	2N 3904
<del>Q4</del>	Transistor 2N 2905	NOTOKOLA	2N 2985
R1	Resistor 15K 1/4W 5%	ALLEN-BRADLEY	CB1535
R2	Resistor 9.1K 1/4W 5%	ALLEN-BRADLEY	CB9125
R3	Resistor 13K 1/4W 5%	ALLEN-BRADLEY	CB1335
R4	Resistor 1M 1/4W 5%	ALLEN-BRADLEY	CB1655
<b>R</b> 5	Resistor 13K 1/4W 5%	ALLEN-BRADLEY	GB1335
R6	Resistor 15K 1/4W 5%	ALLEN-BRADLEY	CB1535
<b>R</b> 7	Resistor 9.1K 1/4W 5%	ALLEN-BRADLEY	CB9125
<b>R</b> 8	Resistor 13K 1/4W 5%	ALLEN-BRADLEY	(B1335
R9	Resistor 1N 1/4W 5%	ALLEN-BRADLEY	CB1055
R10	Resistor 13K 1/4W 5%	ALLEN-BRADLEY	CB1335

#### Page No. 1

85/21/87

#### A5330000010-INTERFACE CARD BILL OF MATERIAL NATIONAL RADIO ASTRONOMY OBSERVATORY VLBA

ITEM NUM.	MANUFACTURER	MANUFACTURER'S PART NUMBER	DESCRIPTION
****	, ~~~~~	*****	<b>~~~~~</b> ~~~~
U1		7425N	DUAL INPUT NOR GATE
U2		741.504	HEX INVERTER
บร		74LS244	OCTAL BUFFER
U4		74LS374	OCTAL D-TYPE FLIP FLOP
<b>U</b> 5		74LS374	OCTAL D-TYPE FLIP FLOP
<b>U6</b>		NE555	TIMER
U7		74LS20	NAND GATE
U8	BOURNS	4114R-002	2K RES. NET.
U9		74LS244	OCTAL BUFFER
U10		74LS157	2 TO 1 LINE DATA SELECT
U11		74LS157	2 TO 1 LINE DATA SELECT
U12		74LS157	2 TO 1 LINE DATA SELECT
013		74LS20	NAND GATE
U14		741.5 <b>00</b>	nand gate
U15		74LS280	9 BIT PARITY GENERATOR
U16		NE555	TIMER
U17		74LS283	4 X 4 BIT PARALLEL MULTIPLIER
U18		74LS283	4 X 4 BIT PARALLEL MULTIPLIER
U19		74LS283	4 X 4 BIT PARALLEL MULTIPLIER
U20	GRAYHILL	78RB@7	DIP SWITCH
U21	BOURNS	4114R-002	2K RES. NET.
U22	CAMBION	782-3728-01-03	16 PIN CARRIER
<b>U22</b>	CENTRALAB	CY29C104P	CAP1uF PINS 3-14
U22	ALLEN-BRADLEY	CB5135	RES. 47K 1/4W 5% FIRS 4-13
U22	ALLEN-BRADLEY	CB4735	RES. 47K 1/4W 5% PINS 5-12
U22	CENTRALAB	CY15C103P	CAP@iuf PINS 6-11
<b>U23</b>		74LS84	HEX INVERTER
U24		741.5 <b>8</b> 4	HEX INVERTER
025	ANALOG DEVICES	AD DACSON-CB1-V	D/A CONVERTER
026		741S197	PRESETABLE BINARY COUNTER
U27		74LS197	PRESETABLE BINARY COUNTER
U28		74LS86	EXCLUSIVE OR GATE
029		741.586	EXCLUSIVE OR GATE
U30		741S244	OCTAL BUFFER
U31	SANTEC	TS-1-20-T-D-1-2	10 PIN CARRIER
U31	CORNING	RN55D1002F	RES. 10K 1/4W 1% PINS 6-10
031	CORNING	RN55D1002F	RES. 10K 1/4W 1% PINS 7-10
U31	CORNING	RN55D1002F	RES. 10K 1/4W 1% PINS 5-2
U31		2N3984	TRANS. PINS 3-2-1
U32	ALLEN-BRADLEY	CB2855	RES. 2M 1/4W 5% PINS 1-4
<b>U</b> 32	ELECTROCUBE	650D1A104	CAP1uf PINS 2-3
U33	CENTRALAB	CY15C103P	CAP0iuF

#### 15.0 Data Sheets

YIG.

Fixed Attenuator.

Pin Attenuator.

Coax Relay.

Power Amplifier.

Doubler.

Directional Coupler.

Diode Detector.

Phase Detector.

OP-07 Op Amp.

D44C8 Power Transistor.

OP-27 Op Amp.

DAC-80 N D/A Converter.

MSA-0104 Amplifier.

MSA-0204 Amplifier.

MSA-0304 Amplifier.

LM317T Regulator.

LM317L Regulator.

LM337T Regulator.

LM337L Regulator.

LF 412 Op Amp.

AH 507 Amplifier.

HP -0835 Step Recovery Diode.

CA-3260AE Op Amp.

MC-34072AE Op Amp.

# Avantek

DATA SHEET

2 to 8 GHz YIG-tuned Oscillator With Integral YIG Filter AV-7248 August, 1980

#### FEATURES

- -40 dBc Maximum Harmonics
- 30 mW Mininum Output Power
- Automatic Filter Tracking⁽¹⁾
- ±0.1% Tuning Linearity
- FM/Phase-Lock Port
- Rugged, Hermetic Package
- Gold Thin-Film Hybrid Construction


#### DESCRIPTION

The Avantek® AV-7248 is a fundamental-output, buffered YIG-tuned transistor oscillator with an integral tracking YIG filter providing  $\pm$ 40 dBc maximum harmonic output over the 2 to 8 GHz frequency range. It offers  $\pm$ 14.8 dBm (30 mW) minimum output power with  $\pm$ 3.0 dB maximum variation and  $\pm$ 0.1% tuning linearity over the full operating band. This complete YIG-tuned silicon bipolar transistor oscillator, two-stage GaAs FET buffer amplifier and high-Q tracking YIG filter is packaged in a compact, hermetic case with a 2 inch diameter and 1.4 inch length⁽²⁾, weighing approximately 17 oz.

An AV-7248 is ideal as the swept signal source in a laboratory signal generator due to its low harmonic output, extremely linear tuning curve and excellent frequency resettability. It may also be used as a local oscillator in spectrum analyzers and microwave receivers.

#### EASY TO APPLY

In the AV-7248, both the frequency-determining oscillator YIG sphere and the filter YIG sphere are under the same pole piece in the same magnetic circuit. Since the mechanical configuration of the magnetic circuit is carefully optimized, the tracking between oscillator and filter is inherently very close. For most applications, the unit is simply used as a conventional YIG-tuned transistor oscillator and no further design work is required. However, by applying current to the special filter fine-tuning (FM) coil provided on the AV-7248, the output power may be



increased by approximately 1 dB at a particular frequency (approximately 100 mA at 8 GHz). This current may be fixed—for example to peak the output power at the high end of the frequency range to overcome external circuit losses—or swept with the main tuning current as desired.

As with all other Avantek AV-7000 Series YIG-tuned oscillators, the AV-7248 also includes a low-inductance FM tuning coil as a standard feature. This small coil is in close proximity to the YIG sphere and may be used to fine-tune the oscillator frequency, to phase lock the oscillator or to frequency modulate the output signal. The tuning sensitivity of this coil is less than that of the main tuning coil, but it has a 400 KHz, 3 dB bandwidth and can vary the output frequency as much as 40 MHz at 400 KHz rate.

#### BUILT FOR CONSISTENCY AND RELIABILITY

All Avantek YIG-tuned transistor oscillators, both commercial and military versions, share a number of unique construction features which improves their performance and helps assure long term reliability under severe operating conditions. The oscillator and buffer circuitry is fabricated with gold thin-film microstripline conductors and tantalum nitride thin-film resistors deposited on a precision ceramic substrate. The oscillator and buffer transistors and all capacitors are in unpackaged chip form, bonded directly to gold pads on the substrate to minimize parasitic reactances and assure good heat dissipation. To assure frequency stability under both high

(1) A filter fine-tuning port is incorporated in the oscillator. See text.

⁽²⁾ Less connectors. 2.12 inch diameter, 2.12 in. length with optional mu-metal magnetic shield. vibration conditions and with ambient temperature changes, the YIG spheres are mounted on a mechanically stable nonconducting rod to locate them in their optimum positions within the magnetic field and coupling loops. The sphere temperature is controlled by a self-regulating positive temperature coefficient heater.

#### AVANTEK TRANSISTORS THROUGHOUT

Avantek designs and manufactures its own silicon bipolar and GaAs field effect transistors specifically for this oscillator and buffer application. Avantek microwave transistors are noted for uniformity and this in-house vertical integration allows the oscillator and transistor designers to work closely to assure that the best possible devices are designed, fully characterized and continually available. These transistors are fabricated with a highly reliable gold metal system with excellent adhesion, junction and contact performance, corrosion resistance and freedom from metal migration under high current, high temperature operation.


#### QUALITY ASSURANCE

The Avantek Quality Assurance department functions independently of both engineering and manufacturing. Its purpose is to assure that Avantek products continue to meet the rigid quality standards that have been maintained from the formation of the company, and maintains an effective system of QA and QC that meets the requirements of MIL-Q-9859A. Qualification to the environmental conditions of MIL-E-5400, MIL-E-16400 and other applicable military specifications is available.


#### YIG-TUNED OSCILLATOR WITH TRACKING YIG FILTER, AV-7248

Specifications @25°C case temperature

Parameters			
Frequency Range, min.	2 to 8 GHz	FM Port Characteristics	
Power Output (50 Ω load), min.	30 mW	(oscillator and filter)	
	+14.8 dBm	Sensitivity	310 KHz/mA
Power Output Variation, max.	±3.0 dB	Bandwidth (3 dB), typ.	400 KHz
Operating Temperature Range (Case Temperature)	0 to 65°C	Deviation @ 400 KHz rate, max. Input Impedance, typ.	40 MHz 1 Ω in series with
Frequency Drift over Operating Temp.,	20 MHz	inperimpedance, typ.	1.25 μH
max.	20 11112	Filter Tracking Current*	300 mA @ 8 GHz
Pulling Figure (12 dB return loss), typ.	0.2 MHz	+15 VDC Circuit Current, max.	200 mA
Pushing Figure, typ.		-5 VDC Circuit Current, max.	60 mA
+15V supply	0.1 MHz/V	YIG-Heater Power	20 to 28 VDC
-5V supply	2.0 MHz/V		4 W max @ 25°C
Magnetic Susceptibility, typ. @ 60 Hz.	50 kHz/Gauss(1)		6 W max @ 0°C
Second Harmonic (Below Carrier), min.	40 dB	Weight (Nominal)	17 oz.
Third Harmonic (Below Carrier), min.	40 dB		
Spurious Output (Below Carrier), min.	60 dB		
Main Tuning Port Characteristics			
Sensitivity, typ.	20 MHz/mA		
Bandwidth (3 dB), typ.	5 KHz		
Linearity, typ.	±0.1%	(1) 20 KHz/Gauss with optional	
Hysteresis, typ.	8 MHz	mu-metal shield	
Input Impedance, typ.	9 $\Omega$ in series with		
	75 juilt mill	* Maximum (applied to filter FM port)	



#### TYPICAL PERFORMANCE (@ 25°C UNLESS OTHERWISE INDICATED)



# Broadband Miniature Attenuators

RLC Electronics' Broadband Miniature Attenuators offer precision impedance matching and bi-directional handling over the extremely broad frequency of DC to 18 GHz. They are also available in the reduced frequency ranges of DC to 12.4 GHz, DC-8 GHz, and DC-1.5 GHz. These miniature microwave structures are uniquely constructed thin film



Actual Size

elements combined with precise SMA connectors meeting the full requirements of MIL-C-39012. Units can be supplied in standard attenuation values as listed or other values for specific requirements. Three combinations of connectors are available in the standard models.

#### **Specifications**

A.1.2.3

Model No.	Attenuation Value (dB) ⁽¹⁾	Accuracy (±dB)	VSWR Max	Model No.	Attenuation Value (dB) ⁽¹⁾	Accuracy (±d8)	VSWR Max
A-1-3-	3	.1	1.20	A-12-3-	3	.3	1.35
A-1-6-	6	.1	1.20	A-12-6-	6	.3	1.35
A-1-10-	10	.2	1.20	A-12-10-	10	.5	1.35
A-1-20-	20	.2	1.20	A-12-20-	20	.5	1.35
A-1-30-	30	.3	1.20	A-12-30-	30	.8	1.35
A-8-3-	3	.3	1.25	A-18-3-	3	.3	1.35
A-8-6-	6	.3	1.25	A-18-6-	6	.3	1.35
A-8-10-	10	.4	1.25	A-18-10-	10	.5	1.35
A-8-20-	20	.5	1.25	A-18-20-	20	.5	1.35
A-8-30-	30	.8	1.25	A-18-30-	30	1.0	1.35

Power Rating: 2 watts avg. 1 KW peak Impedance: 50 ohms Connectors: SMA male or female. Weight: 0.4 oz. Material: Stainless Steel Environment: MIL-A-3933

#### To designate the attenuator desired use:


(1) 1, 8, 12, 18 for 1.5, 8, 12.4 and 18 GHz (2) 3, 6, etc. for attenuation value (3) R for SMA male and female, RF for SMA female and female, or RM for SMA male and male.

Example: A-18-20-R is a DC-18 GHz, 20 dB attenuator with SMA male and female connectors.

Specials requiring closer tolerances, different frequency ranges, special connectors, different materials, finishes, etc., can be furnished upon request. Specifications subject to change without notice.




83 Radio Circle, Mt. Kisco, N.Y. 10549 • (914) 241-1334





# Models M186C, M189C and M190C Ultra-Broadband PIN Diode Attenuator/Modulators



#### MODELS M186C, M189C AND M190C

This family of absorptive PIN diode attenuator/modulators operates over the instantaneous frequency range from 0.2 to 18 GHz. Their multi-octave bandwidth makes them highly suitable for wideband ECM and measurement systems.

The rf circuit consists of a T-pad arrangement of shunt and series diodes in a microstrip integrated circuit transmission line, as shown in figures 1 and 2 below, and a resistive low-loss bias line. The arrangement permits operation as a bilaterally-matched device at all attenuation levels by separately controlling the bias currents through the series and shunt diodes.




Fig. 2-Model M186C, schematic diagram

#### **Attenuation Levels**

The Models M190C and M186C are rated for attenuation levels up to 35 and 45 dB, respectively. The Model M189C, which consists of the equivalent of two independently-controlled M190C attenuators in a single rf assembly, is rated up to 65 dB. Model M189C is also available with digitally-programmable drivers under the Model 3250 designation (see page 30) for full description).

#### **Power Ratings**

Although all three models will survive input powers up to 2 watts from  $-65^{\circ}$ C to  $+25^{\circ}$ C, the maximum power levels at which they operate without performance degradation is limited to those shown in figure 5 on page 13. For higher power applications, the narrower band LM186C, LM189C and LM190C models are available.

# Models M186C, M189C and M190C Ultra-Broadband PIN Diode Attenuator/Modulators

#### Drivers

The proper levels of series and shunt diode currents required for operation as a matched attenuator can be provided by either the user's circuitry, or by the GMC Model 311 Driver. (See figure 4 on page 12 for typical Bias Current/Attenuation transfer curves.) The Model 311 provides voltage controlled linear attenuation with a nominal transfer function of 10 dB per volt for the Models M186C and M190C. For the Models M189C or LM189C, two Model 311 drivers are required and the transfer function is 20 dB per volt. When attenuators are ordered with drivers, the assemblies are adjusted for optimum accuracy at 2 GHz. Optimization at customer-specified frequencies is available on special order.

#### For Use As Reflective Switches

By reducing the series diode current to zero in the isolations tate, these units can be operated as highisolation reflective switches for low frequency applications. A typical response curve of the Model M186C operating in this mode is shown in figure 3 on page 12.

0


# **Specifications**

		FA	EQUEN (GHz)	CY			FREQUE	
MODEL NO.	CHARACTERISTIC	0.2 to 8.0	8.0 to 12.4	12.4 to 18.0	MODEL NO.	CHARACTERISTIC	0.2 to 8.0	8.0 to 12.4
	Max Insertion Loss (dB)	1.5	22	3.0	and the second	Max Insertion Loss (dB)	1.5	2.6
M186C	Max VSWR	1.5	1.75	2.0	LM186C	Max VSWR	1.5	1.75
	Min Attenuation (dB)	450	45	40	1. 他们的问题。	Min Attenuation (dB)	404	40
	Max Insertion Loss (dB)	2.5	3.0	5.0		Max Insertion Loss (dB)	- 2.5	3.5
M189C	Max VSWR	1.75	2.0	3.0	LM189C	Max VSWR	1.75	2.0
	Min Attenuation (dB)	65	65	50	ANT - AND	Min Attenuation (dB)	- 65	60
- 460	Max Insertion Loss (dB)	1.5	1.8	2.5		Max Insertion Loss (dB)	1.5	1.8
M190C	Max VSWR	1.5	1.6	2.0	LM190C	Max VSWR	1.5	1.75
All Saint	Min Attenuation (dB)	35	35	30	State State	Min Attenuation (dB)	35	- 30


	-Calerta		6	F	LATNES	SS (±di	3)		gabrio (gi	di sana l					
ATTEN.	1. 474	FREQUENCY (GHz)													
(dB)		0.2	to 8.0	3.39	Shine - Arr	0.	2 to 12.4	and the second s	12.4 to	18.0					
	M190C	M189C	LM190C	LM189C	M190C	M189C	LM190C	LM189C	M190C	M189C					
10	0.5	0.5	0.5	0.5	0.7	0.7	0.7	0.7	1.0	1.0					
20	0.5	0.5	0.5	0.5	1.0	1.0	1.2	1.2	1.0	1.0					
30	0.7	0.7	1.0	1.0	1.5	1.5	2.0	2.0	1.0	1.5					
40	-	1.0	-	1.0	-	1.5	-	2.0	940 - 1949 (M	1.5					
50	- 1	1.0	-	1.5	-	1.5	-	2.0		1.5					
60	-	1.0	-	2.0	-	1.5		2.5	20-	1.5					

(1) Except 40 dB up to 2 GHz. (2) Except 35 dB up to 2 GHz.


# Models M186C, M189C and M190C Specifications



# Models M186C, M189C and M190C **Specifications**



#### Miniature SPDT Switches



Latching Actuator CS-33 Series DC-18 GHz SMA Connectors

#### Description

The Type CS-33 Latching Switch is a broadband SPDT electromechanical switch designed to switch microwave signals from a common input to either of two outputs. Designed for 50 ohm transmission lines, the unit is set up for minimum size compatible with SMA connector spacing.

The switches on this page are provided with a magnetic latching actuator (for failsafe types see Page 12) which is particularly desirable in applications where actuator power consumption must be kept to an absolute minimum. The latching type actuator requires less switching current than the failsafe type. In the self-cutoff version, power is applied only for the very short duration (approximately 50 msec. max.) of the actuator transfer from one position to the other. This makes this type of actuator especially suitable for space vehicles or portable battery operated systems.

Specifications RF Contacts: Break before make

Actuator Voltage: 24–30 VDC; 12, 15, 20 VDC, and

115 VAC on special order Actuator Current: 60 mA @ 28 VDC and 20°C

Switching Time:

10 msec.

Weight:

1.65 oz.

Temperature Range: -54°C to +85°C Life:

1 million cycles


RF Power Handling: See graph on page 6


#### **Optional Features**

- Indicator Circuits
- Special Actuator Voltages
- TTL Compatible Drivers
- Arc Suppression Diodes
- Power Connectors
- Inboard Mounting

Inboard Mounting >


Outboard Mounting






H = 1.55 max STD Model H = 2.10 max TTL Nodel H = 2.10 max CS3396E

Figure 20





H = 1.55 max STD Model H = 2.10 max TTL Model H = 2.10 max CS33S6E


Figure 21

**Coaxial Switches** 

#### **RF** Performance

Frequency	DC-6 GHZ	6-12 GHZ	12-18 GHZ
VSWR (maximum)	1.25:1	1.40:1	1.50:1
Insertion Loss (maximum)	0.2 dB	0.4 dB	0.5 <b>dB</b>
Isolation (minimum)	70 dB	60 dB	60 dB

#### Miniature SPDT Switches



CS33560 >

# **Circulators/Isolators**



75 EAST TRIMBLE ROAD SAN JOSE, CA 95131 TELEPHONE 408-946-5600 TWX 910-338-0216

#### TEST DATA SHEET FOR SOLID STATE AMPLIFIER

			AMD	MIC	DEPT.		
MODEL: _	AMA 408	OB5		_S/N_	4499		
FREQUENC	Y RANGE:	FROM_	4	_GHz	T0 <u>8</u>	GHz	
POWER SL	IPPLY:	+15		_VDC	550	mA (MAX:	mA)

MAXIMUM BASE PLATE TEMPERATURE: +50°C


FREQU	ENCY IN GHZ		4	6	8		
GAIN dB	IN	MAX MIN15	<u>21</u>	21.6	21.2		
	OUTPUT AT	MAX MIN 25	25.5úBm WATT	26 dBm WATT	26 dBm WATT	dBm WATT	dBm WATT
VSWR	IN OUT	MAX 2 MAX 2	1.6 :1 1.5 :1	1.6 :1 1.5 :1	1.8 :1 1.5 :1	:1	:1
	OUTPUT	MAX MIN	28 _{diBm} WATT	28.5 dBm WATT	28 dBm WATT	dBm WATT	dBm WATT
	FIGURE dB	MAX <u>8</u>	7.7	6.5	6.5		

GAIN FLATNESS OVER MAX ± 1	±	.9	ďB	
FREQUENCY RANGE			TESTED BY:	Long Dang
			DATE:	8-13-84

# Frequency Doublers

#### Features

- Octave Band
- Low Conversion Loss
- High Isolation



#### Specifications @ +25°C

Model	Input Frequency (GHz)	Output Frequency (GHz)	Conversion Loss (Max.)	Input Power (dBm)	Min.² Isolation (dB)	Outline
RX8000	2.0-4.0	4.0-8.0	12	+ 20	30	D-1
RX12000	3.0-6.0	6.0-12.0	13	+ 20	30	D-2
RX16000	4.0-8.0	8.0-16.0	13	+20	30	D-3
RX18000	6.0–9.0	12.0-18.0	14	+20	30	D-4

#### Notes:


1. All data are measured in a 50 ohm system at room ambient.

2. Power output of fundamental is 30 dB below the input power.


#### **Typical Electrical Performance**


#### Frequency Response

#### POUT (dBm)




#### **Power Transfer Characteristic**







#### Isolation



#### Effect of Source and Load VSWR on Conversion Loss



#### **Application**





### STANDARD MINIATURE BROADBAND DIRECTIONAL COUPLERS


#### 1-12.4 GHz, 1-18 GHz, 2-18 GHz BANDWIDTHS 6, 10, 16 & 20 dB COUPLING LEVELS

#### FEATURES

- Up to 18:1 bandwidths
- Small size
- Guaranteed to meet MIL-E-5400 Class 2 (-54°C to +95°C, 0-70,000 feet)
- Flat coupling

#### DESCRIPTION

Sage broadband miniature couplers are designed to operate reliably in both military and laboratory environments, and over bandwidths as broad as 18:1. These couplers use asymmetric continuously tapered coupled lines which are etched on low loss stripline dielectric. The circuits are enclosed in milled aluminum housings, and are epoxy



sealed. Connectors are stainless steel SMA female with interfaces per MIL-C-39012. These couplers can be used in broadband ECM and measurement systems, or in reconfigurable narrowband systems where it would be impractical to change directional couplers when switching bands. The 16 dB couplers are intended for use in leveling circuits.

#### **SPECIFICATIONS**

				MAXIN	eum vswr			TIVITY B) /TYP.	POWER H	IANDLING	CAPAB	ILITY **	
NODEL NUNBER	FRE- QUENCY (GHz)	COUP- LING (dB)	FLAT- NESS (dB)	MAIN LINE	COUPLED LINE	MAXI- MUM LOSS (dB)	TO 12 GHz	12 TO 18 GHz	AVG. INCIDENT (WATTS) (1 GHz)	AVG. RE- FLECTED (WATTS)	PEAK (KW)	CASE STYLE	
C112-6 C112-10 C112-16 C112-20	1-12.4 1-12.4 1-12.4 1-12.4	$6 \pm 1$ $10 \pm 1$ $16 \pm 1^*$ $20 \pm 1$	±.5 ±.4 ±.4 ±.4	1.30 1.30 1.30 1.30	1.40 1.40 1.40 1.40	.9 .7 .7 .7	15/25 15/20 15/20 15/20		100 100 100 100	2 5 25 25	1.5 1.5 1.5 1.5	1 1 1 1	
C118-6 C118-10 C-118-16 C118-20	1-18 1-18 1-18 1-18	$6\pm 1$ 10±1 16±1* 20±1	±.5 ±.5 ±.5 ±.5	1.40 1.40 1.40 1.40	1.50 1.50 1.50 1.50	1.2 1.0 .8 .8	15/25 15/20 15/20 15/20	12/20 12/18 12/18 12/18 12/18	100 100 100 100	2 5 25 25	1.5 1.5 1.5 1.5	1 1 1 1	
C218-6 C218-10 C218-16 C218-20 -	2-18 2-18 2-18 2-18	$6 \pm 1$ $10 \pm 1$ $16 \pm 1^*$ $20 \pm 1$	±.5 ±.5 ±.4 ±.4	1.35 1.35 1.35 1.35 1.35	1.45 1.45 1.45 1.45 1.45	1.0 .8 .6 .5	20/25 20/25 20/25 20/25 20/25	17/20 17/20 17/20 17/20	100 100 100 100	2 5 25 25	1.5 1.5 1.5 1.5	2 2 2 2 2	

*Reference to main line output port . . . for use as a leveling coupler. **Power derating vs. altitude see page 85 and vs. frequency see page 189.

## **Special Applications**

# Zero Bias Schottky Diode Detector 100 kHz to 18 GHz

#### Series D10Z, D12Z, D18Z



#### Features

- Broadband
- Excellent Flatness
- Low VSWR
- No Bias Required
- Metallurgically Bonded Diode
- **High Burnout Protection**
- Choice of APC-7, Type N or SMA Input Connectors

#### Description

The Aertech D10Z, D12Z and D18Z Series of broadband coaxial detectors are designed for use in laboratory measurement, microwave instrumentation and broadband EW system applications. Since they do not require a dc bias and can be used with common oscilloscopes, their ease of use and broadband performance make them very useful measurement accessories. Their superior broadband flatness, VSWR, ruggedness and burnout protection, relative to point-contact models, make them excellent for microwave instrumentation and system applications.

The D18Z and D12Z Series include a choice of APC-7, Type N or SMA input connector models. All models have BNC female output connectors. Standard models have Negative output polarity with Positive polarity and matched pairs available as options.

Model	Conn	ectors	Mech. Di	mensions	Frequency		Frequenc	y Response	Low Level	Input
Number	Input	Output	Length	Diameter	Range	V9WR	Octave	Broadiband	Sensitivity	Power
D10Z	BNC Male		2.42 in (61mm)	0.51 in (13mm)	100kHz to 2.5 GHz	1.4:1 max	100kHz	3 in any increment to 2.5GHz		
D12Z7	APC-7	1	2.59 in (65.8 mm)	0.75 in (19mm)		1.20:1 max (to 4.5GHz)				
D12ZN	Type N Male	1	2.46 in (62.5 mm)	0.75 in (19mm)	10MHz to 12.4GHz	1.30:1 max (to 7GHz)	±0.2dB	±.5dB (to 12.4GHz)		Maximum
D12Z3	SMA Male		2.50 in (64mm)	0.56 in (14mm)		1.40:1 max (to12.4GHz)				Operating 200mW; Short
D18Z7	APC-7	BNC Female	2.59 in (65.8 mm)	0.75 in (19mm)		1.2:1 (to4GHz) 1.4:1 to 18GHz)			400mV/mW min.	Duration (Less than 1 minute) 1 Watt
D18ZN	Type N Male		2. <b>4</b> 6 in (62.5 mm)	0.75 in (19mm)	0.01 to 18GHz	1.2:1 (to 4GHz) 1.4:1 (to 18GHz)	±0.2dB (to 8GHz)	±0.3dB (to 8GHz) ±0.5dB (to 18GHz)		(typical)
D18Z3	SMA Male		2.50 in ( <del>6</del> 4mm)	0.56 in (14mm)		1.2:1 (to 4GHz) 1.5:1 (to 18GHz)				

*Specifications given for  $T_A = +25^{\circ}C$ 

**Output Polarity** 

Specifications*

Negative Polarity Standard, Positive Polarity available at no extra charge. (For Positive Polarity models, add "R" suffix to part number.)

#### **Matched** Pairs

Pairs matched within ±0.3dB from 0.01 to 18GHz are available at an extra charge of \$20.00 per unit. (For matched pairs, add a 'P after the part number for individual units-i.e., matched pairs of positive polarity D18Z3's would be ordered as D18Z3RP.)

# MINI-CIRCUITS Q& PHASE DETECTORS

# High-Figure-Of-Merit PHASE DETECTORS



MODEL	PREQUENCY	Z (Ohnes)	COST
RPD-1	1-100 MHz	50	\$15.95(5-24)

**DESCRIPTION** — These new high efficiency phase detectors offer state-of-the-art performance while still economically priced. These are the only units in the world offering a figure-of-merit greater than 125—at only \$15.95.


The figure-of-merit M or efficiency of a phase detector can be defined as the ratio of maximum DC output voltage (in mV) divided by the RF power (in dBm). The maximum DC output of the RPD-1 is 1000 mV with +7 dBm applied to the LO and RF ports. Thus, its figure-of-merit M is 143, which represents a highly efficient phase detector. For comparison, a standard phase detector offers 350 mV DC output with the same LO and RF inputs for a figure-of-merit M of 50.

Only 0.40 inches high, the low profile RPD series of phase detectors covers a very broad frequency range from 1 to 100 MHz. Exhibiting a flat frequency response, these units are designed to operate with a 50 ohm impedance at the L & R ports, and 500 ohms at the I port. Output is 1000 mV (typ) and isolation is greater than 50 dB (typ).

Packaged within an RFI shielded metal enclosure and hermetically sealed header, these high performance units have their 8 pins located on a 0.2 inch grid.

High reliability is a characteristic of the RPD series. Each unit carries a one-year guarantee by Mini-Circuits.

#### **DIMENSIONS AND CONNECTIONS**



#### FEATURES

Broadband, 1-100 MHz High Output, 1000mV High Figure-Of-Merit, M, 143 typical High Isolation, typically greater than 50dB Low DC Offset, 0.2 mV typical Miniature, 0.128 in. cu., 0.4 in x 0.8 PC area, 0.4 in. high High Reliability, 100% tested Low Cost, \$15.95 (5-24)

#### APPLICATIONS


- Radar
- ECM Systems
- Test instruments
- Phase-lock loops

#### **ABSOLUTE MAXIMUM RATINGS**

Input Power: 50 mW
 Peak IF Input Current: 40 mA
 Operating and Storage Temp.: -55°C to +100°C
 Pin Temperature: (10 sec.) +260°C

#### **RPD-1 SPECIFICATIONS**

FREQUENCY RANGE: L and R ports Output ports	1-190 MHz DC-50 MHz
SCALE FACTOR	8 mV/Degree
IMPEDANCE L and R ports I port	50 ohms 500 ohms
L and R SIGNAL LEVELS	+7 dBm
ISOLATION, L-R	40 dB min
MAXIMUM DC OUTPUT, mV	1000 mV typ 750 mV min
DC OUTPUT POLARITY (L and R in-phase)	Negative
DC OUTPUT OFFSET VOLTAGE	0.2 mV typ 1 mV max
FIGURE-OF-MERIT, M	143 Typical




# **ANALOG** DEVICES

#### FEATURES

Ten Times More Gain Than Other OP-07 Devices (3.0M min) Ultra-Low Offset Voltage: 10µV Ultra-Low Offset Voltage Drift: 0.2µV/°C Ultra-Stable vs. Time: 0.2µV/month Ultra-Low Noise: 0.35µV p-p No External Components Required Monolithic Construction High Common Mode Input Range: ±14.0V Wide Power Supply Voltage Range: ±3V to ±18V Fits 725, 108A/308A, 741 Sockets

# Ultra-Low Offset Voltage Op Amp



#### **PRODUCT DESCRIPTION**

The AD OP-07 is an improved version of the industry-standard OP-07 precision operational amplifier. A guaranteed minimum open-loop voltage gain of 3,000,000 (AD OP-07A) represents an order of magnitude improvement over older designs; this affords increased accuracy in high closed loop gain applications. Input offset voltages as low as  $10\mu V$ , bias currents of 0.7nA, internal compensation and device protection eliminate the need for external components and adjustments. An input offset voltage temperature coefficient of  $0.2\mu V/^{\circ}C$  and long-term stability of  $0.2\mu V/month$  eliminate recalibration or loss of initial accuracy.

A true differential operational amplifier, the AD OP-07 has a high common mode input voltage range ( $\pm$ 14V) high common mode rejection ratio (up to 126dB) and high differential input impedance (50M $\Omega$ ); these features combine to assure high accuracy in noninverting configurations. Such applications include instrumentation amplifiers, where the increased openloop gain maintains high linearity at high closed-loop gains.

The AD OP-07 is available in five performance grades. The AD OP-07E, AD OP-07C and AD OP-07D are specified for operation over the 0 to  $+70^{\circ}$ C temperature range, while the AD OP-07A and AD OP-07 are specified for  $-55^{\circ}$ C to  $+125^{\circ}$ C operation. Full processing to the requirements of MIL-STD-883, Class B, is available on the AD OP-07 and AD OP-07A. All devices are packaged in TO-99 hermetically-sealed metal cans.

#### **PRODUCT HIGHLIGHTS**

- Increased open-loop voltage gain (3.0 million, min) results in better accuracy and linearity in high closed-loop gain applications.
- 2. Ultra-low offset voltage and offset voltage drift, combined with low input bias currents, allow the AD OP-07 to maintain high accuracy over the entire operating temperature range.
- Internal frequency compensation, ultra-low input offset voltage and full device protection eliminate the need for additional components. This reduces circuit size and complexity and increases reliability.
- 4. High input impedances, large common mode input voltage range and high common mode rejection ratio make the AD OP-07 ideal for noninverting and differential instrumentation applications.
- Monolithic construction along with advanced circuit design and processing techniques result in low cost.
- 6. The input offset voltage is trimmed at the wafer stage. Unmounted chips are available for hybrid circuit applications.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. 
 Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062

 Tel: 617/329-4700
 TWX: 710/394-6577

 West Coast
 Mid-West
 Texas

 714/842-1717
 312/894-3300
 214/231-5094

# **SPECIFICATIONS** ( $T_A = +25^{\circ}C$ , $V_S = \pm 15V$ , unless otherwise specified)

MODEL			OP-07EH		-	AD OP-070	- use status and suffragerial managery		AD OP-07D	H
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
OPEN LOOP GAIN	Avo	2,000	5,000		1,200	4,000		1,200	4,000	
		1,800	4,500		1,000	4,000		1,000	4,000	
		300	1,000		300	1,000		300	1,000	
OUTPUT CHARACTERISTICS								-		
Maximum Output Swing	VOM	±12.5	±13.0		±12.0	±13.0		±12.0	±13.0	
		±12.0	±12.8		±11.5	±12.8		±11.5	±12.8	
		±10.5	±12.0			±12.0				
		±12.0	±12.6		±11.0	±12.6		±11.0	±12.6	
Open-Loop Output Resistance	RO	5	60		1	60			60	
FREQUENCY RESPONSE										
Closed Loop Bandwidth	BW		0.6		2	0.6			0.6	-
Slew Rate	SR	1	0.17		1	0.17			0.17	
INPUT OFFSET VOLTAGE					1					
Initial	Vos		30	75	÷	60	150		60	150
			45	130		85	250		85	250
Adjustment Range			±4			±4			±4	
Average Drift	TOV	1	0.2		1	0.5	(Note 3)			(Note 3)
No External Trim With External Trim	TCV _{OS} TCV _{OSN}		0.3	1.3	• ~	0.5	1.8		0.7	2.5
with External Irun	IC VOSN	1.1	0.3	1.3		0.4	1.6 (Note 3)		0.7	2.5 (Note 3)
Long Term Stability	V _{OS} /Time	1 7	0.3	1.5	, in the second s	0.4	2.0		0.5	3.0
INPUT OFFSET CURRENT	05/11110				1		2.0			
Initial	los		0.5	3.8	1	0.8	6.0		0.8	6.0
tincial	* <b>O</b> S		0.9	5.3	- ' e 11	1.6	8.0		1.6	8.0
Average Drift	TCIOS		8	35	1 m 1 m	12	50		12	50
	03		(Note	3)		(Note	: 3)		(Note	e 3)
INPUT BIAS CURRENT		1			1					
Initial	IB	1	±1.2	±4.0		±1.8	±7.0		±2.0	±12
		4	±1.5	±5.5		±2.2	±9.0		±3.0	±14
Average Drift	TCIB	i.	13 (Note	35	\$	18 (Note	50		18 (Note	. 50
		frankinan aran,	(Note	3)		(Not	= 3)		(NOt	= 3)
INPUT RESISTANCE	_									
Differential	RIN	15	50		8	33		7	31	
Common Mode	RIN CM		160			120			120	
INPUT NOISE		1								
Voltage	en p-p	4	0.35	0.6		0.38	0.65		0.38	0.65
Voltage Density	en	1	10.3	18.0		10.5	20.0		10.5	20.0
		-	10.0	13.0		10.2	13.5		10.2	13.5
Current		-	9.6 14	11.0 30	Sec.	9.8 15	11.5 35		9.8 15	11.5
Current Density	in P-P	-	0.32	0.80		0.35	0.90		0.35	0.90
Carrent Density	'n	1	0.14	0.23		0.35	0.27		0.15	0.27
			0.12	0.17	-	0.13	0.18		0.13	0.18
INPUT VOLTAGE RANGE										
Common Mode	CMVR	±13.0	±14.0		±13.0	±14.0		±13.0	±14.0	
		±13.0	±13.5	-	±13.0	±13.5		±13.0	±13.5	
Common Mode Rejection Ratio	CMRR	106	123		100	120		94	110	
		103	123		97	120		94	106	
POWER SUPPLY		1								
Current, Quiescent	lq		3.0	4.0		3.5	5.0		3.5	5.0
Power Consumption	PD		90	120		105	150		105	150
			6.0	8.4		6.0	8.4	-	6.0	8.4
Rejection Ratio	PSRR	94	107		90	104		90	104	-
	-	90	104		86	100		86	100	
OPERATING TEMPERATURE				•		-			-	
RANGE	T _{min} , T _{max}	0		+70	0	-	+70	0	-	+70
PRICES			A REAL PROPERTY AND A REAL	a superior de la supe	-	and the second second second	and a second			
(1-24)			\$14.65			\$10.15			\$ 7.35	
(25-99)		1	\$11.70		-	\$ 8.10			\$ 5.85	
(100+)			\$ 9.75			\$ 6.50			\$ 4.55	

NOTES:

Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. Additionally, AD OP-07A offset voltage is measured five minutes after power supply application at 25°C, -55°C and +125°C.

and +125 C. 2) Long Term Input Offset Voltage Stability refers to the averaged trend line of  $V_{OS}$  vs Time over extended periods of time and is extrapolated from high temperature test data. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically  $2.5\mu V$  – Parameter is not 100% tested: 90% of units meet this specification. 3) Parameter is not 100% tested; 90% of units meet this specification.

4) The AD OP-07A and AD OP-07 are available fully processed to MIL-STD-883, Class B. Order AD OP-07-AH-883B or AD OP-07-H-883B.

Specifications subject to change without notice.

		7-AH-883B) ⁴ MAX	MIN	H (AD OP-0 TYP	MAX	TEST CONDITIONS	IBURG
AIN	TYP	MAA	MIN	111	MAA	TEST CONDITIONS	UNITS
,000	5,000		2,000	5,000		$R_L \ge 2k\Omega$ , $V_O = \pm 10V$	V/mV
,000	4,000		1,500	4,000		$R_L \ge 2k\Omega$ , $V_0 = \pm 10V$ , $T_{min}$ to $T_{max}$	V/mV
00	1,000		300	1,000		$R_L \ge 500\Omega, V_O = \pm 0.5V, V_S = \pm 3V$	V/mV
		1					
12.5	±13.0		±12.5	±13.0		R _L ≥10kΩ	v
12.0	±12.8		±12.0	±12.8		R _L ≥2kΩ	v
10.5	±12.0		±10.5	±12.0		$R_L \ge 1k\Omega$	v
12.0	±12.6		±12.0	±12.6		$R_L \ge 2k\Omega$ , $T_{min}$ to $T_{max}$	v
	60			60		$V_0 = 0, I_0 = 0$	Ω
	0.6			0.6		A	MHz
	0.0			0.17		$A_{VCL} = +1.0$ R _L $\ge 2k$	1
	0.17			0.17		K[ ≥2K	V/µs
	10	25		20	75	Note 1	
	10	25		30	75	Note 1	μV
	25	60		60	200	Note 1, $T_{min}$ to $T_{max}$	μV
	±4			±4		$R_{\rm P} = 20k\Omega$	mV
	0.2	0.6	4	0.3	1.3	Tmin to Tmax	µV/°C
	0.2	0.6		0.3	1.3	$R_{\rm P} = 20 k \Omega$ , $T_{\rm min}$ to $T_{\rm max}$	μV/°C
	0.2	1.0		0.2	1.0	Note 2	µV/Month
					*		
	0.3	2.0		0.4	2.8		nA
	0.8	4.0		1.2	5.6	Tmin to Tmax	nA
	5	25	4	8	50	T _{min} to T _{max}	pA/°C
			2				
	±0.7	±2.0		±1.0	±3.0		nA
	±1.0	±4.0		±2.0	±6.0	Tmin to Tmax	nA
	8	25	•	13	50	T _{min} to T _{max}	pA/°C
0	80		20	60			MΩ
	200			200			GΩ
					. <i>i</i>		
	0.35	0.6	t	0.35	0.6	0.1Hz to 10Hz, Note 3	HV p-p
	10.3	18.0		10.3	18.0	$f_0 = 10Hz$ , Note 3	nV/VHz
	10.0	13.0		10.0	13.0	$f_0 = 100$ Hz, Note 3	nV/VHz
	9.6	11.0		9.6	11.0	$f_0 = 1 \text{ kHz}$ , Note 3	nV/VHz
	14	30		14	30	0.1Hz to 10Hz, Note 3	pA p-p
	0.32	0.80		0.32	0.80	$f_0 = 10Hz$ , Note 3	pA/VHz
	0.14	0.23		0.14	0.23	$f_0 = 100$ Hz, Note 3	pA/VHz
	0.12	0.17		0.12	0.17	$f_0 = 1 \text{ kHz}$ , Note 3	pA/√Hz
13.0	±14.0		±13.0	±14.0			v
13.0	±13.5		±13.0	±13.5		T _{min} to T _{max}	v
10	126		110	126		$V_{CM} = \pm CMVR$	dB
06	123		106	123		$V_{CM} = \pm CMVR$ , $T_{min}$ to $T_{max}$	dB
	3.0	4.0		3.0	4.0	$V_S = \pm 15V$	mA
	90	120		90	120	$V_S = \pm 15V$ $V_S = \pm 15V$	mW
	6.0	8.4		6.0	8.4	$V_S = \pm 13V$ $V_S = \pm 3V$	mW
00	110	0.4	100	110	0.4	$V_S = \pm 3V$ $V_S = \pm 3V$ to $\pm 18V$	dB
4	106		94	106		$V_S = \pm 3V$ to $\pm 18V$ , $T_{min}$ to $T_{max}$	dB
		na hann freis a <b>s an an Anna State</b> l an tao an an 1935 an 1937 an	- Landa dari yaya - di sharar - d			· · · · · · · · · · · · · · · · · · ·	
-55	nyaan ahoo ka marka ka sa sa sa sa sa	+125	-55	and the second states and the second states of	+125		°C
	\$68.00	(\$73.00)		\$29.75	(\$34.75)		
		(\$59.50)			(\$28.50)		
		(\$49.00)			(\$23.50)		

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage		•	•	•	•	•	•	•	•	•	•	•	±22V
Internal Power Dissipation (Note	1	)		•	•		•	•		•	•	•	. 500mW
Differential Input Voltage			•				•	•	•	•	•		±30V
Input Voltage (Note 2)							•	•		•			±22V
Output Short Circuit Duration													Indefinite

Storage Temperature Range. $\dots -65^{\circ}C$ to $+150^{\circ}C$
Operating Temperature Range
OP-07A, OP-07
OP-07E, OP-07C, OP-07D 0 to +70°C
Lead Temperature Range (Soldering, 60sec) 300°C


NOTES: Note 1: M

Maximum package power dissipation vs. ambient temperature.							
	Maximum Ambient	Derate Above Maximum					
Package Type	Temperature for Rating	Ambient Temperature					
TO-99 (H)	80°C	7.1mW/°C					

Note 2: For supply voltages less than ±22V, the absolute maximum input voltage is equal to the supply voltage.


#### OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).



**H-PACKAGE** 


#### PIN CONFIGURATION TOP VIEW






Low Frequency Noise Test Circuit


#### CHIP DIMENSIONS AND BONDING DIAGRAM Dimensions shown in inches and (mm).



The AD OP-07 is available in wafer-trimmed chip form for precision hybrids. Consult the factory directly for details.



Offset Voltage Test Circuit



Burn-In Circuit

The AD OP-07 may be directly substituted for other OP-07's as well as 725, 108/208/308, 108A/201A/301A, 714, OP-05 or LM11 devices, with or without removal of external frequency compensation or offset nulling components. If used to replace 741 devices, offset nulling components must be re-




Figure 1. Optional Offset Nulling Circuit and Power Supply Bypassing


moved (or referenced to  $+V_S$ ). Input offset voltage of the AD OP-07 is very low, but if additional nulling is required, the circuit shown in Figure 1 is recommended.

The AD OP-07 provides stable operation with load capacitances up to 500pF and  $\pm 10V$  swings; larger capacitances should be decoupled with 50 $\Omega$  resistor.


Stray thermoelectric voltages generated by dissimilar metals (thermocouples) at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

Although the AD OP-07 features high power supply rejection, the effects of noise on the power supplies may be minimized by bypassing the power supplies as close to pins 4 and 7 of the AD OP-07 as possible, to load ground with a good-quality  $0.01\mu$ F ceramic capacitor as shown in Figure 1.


**Performance Curves** (typical @  $T_A = +25^{\circ}C$ ,  $V_S = \pm 15V$ , AD OP-07 Grade Device unless otherwise noted)




AD OP-07 Open Loop Gain Curve



Open Loop Gain vs. Temperature




AD OP-07 Low Frequency Noise (See Test Circuit, on the Previous Page)




**Open Loop Frequency Response** 


## **Typical Performance Curves**




Closed Loop Response for Various Gain Configurations




Input Wideband Noise vs. Bandwidth (0.1Hz to Frequency Indicated)




Power Consumption vs. Power Supply




Maximum Undistorted Output vs. Frequency



Offset Voltage Stability vs. Time



PSRR vs. Frequency



Output Voltage vs. Load Resistance



# Silicon **Power Pac Transistors**

50.68 7/70 Supersedes 50.68 1/70



"Color Molded"

The General Electric D44C is a red, silicone plastic encapsulated, power transistor designed for various specific and general purpose applications, such as: output and driver stages of amplifiers operating at frequencies from DC to greater than 1.0 mHz; series, shunt and switching regulators; low and high frequency inverters/converters; and many others.

#### FEATURING:

- NPN complement to D45C PNP
- Red for NPN, green for PNP
- Very low collector saturation voltage (0.5V typ. @ 3.0A Ic)
- Excellent linearity
- Fast switching
- Round leads

#### absolute maximum ratings: (25°C) (unless otherwise specified)

	متنتقي		5
		E)	V
	$\square$	$\checkmark$	
1/			
- 1	- A 5	1	

Compatible with JEDEC TO-66 mounting registration

		D44C1 D44C2 D44C3	D44C4 D44C5 D44C6	D44C7 D44C8	
Voltages					
Collector to Emitter	Vceo	30	45	60	Volts
Emitter to Base	VEBO	5	5	5	Volts
Collector to Emitter	VCES	40	55	70	Volts
Current(1)					
Collector (Continuous)	Ic	<b>.</b>	4		Amps
Collector (Peak)		←───	6		Amps
Power Dissipation(1)					
Case at 25°C	PT	<del>~~~~~</del>	30		Watts
Case at 70°C		<del> </del>	<u>19</u>		Watts
Free Air at 25°C		<b></b>	1.67		Watts
Free Air at 50°C		<u> </u>	1.33	>	Watts
Thermal Resistance (2)					
Junction to Case	Reso	<del></del>	4.2		°C/W
Junction to Ambient	Resa	<del>~~~~~</del>	75		°Č/W
Temperature (2)					
Operating	T,	<	55 to +150		°C
Storage	Taro	÷	-55 to $+150$		°Č
Lead Soldering, $\frac{1}{16}$ " $\pm \frac{1}{32}$ " from					•
case for 10 seconds max.	TL	<del></del>	+260		°C

Refer to the Safe Region of Operation curve for further information.
 Case temperature reference point is indicated on the Dimensional Outline Drawing.

#### electrical characteristics: (25°C) (unless otherwise specified)

			4C3 4C6	D4	4C2 4C5 4C8	D44C1 D44C4 D44C7
Forward Current Transfer Ratio		Min.	Max.	Min.	Max.	Min.
$(V_{CE} = 1V, I_{C} = 0.2A)$ $(V_{CE} = 1V, I_{C} = 2A)$	hrs	40	120	40	120	25
$(\mathbf{V}_{CE} \equiv \mathbf{I}\mathbf{V}, \mathbf{I}_{C} \equiv \mathbf{Z}\mathbf{A})$ $(\mathbf{V}_{CE} \equiv \mathbf{I}\mathbf{V}, \mathbf{I}_{C} \equiv \mathbf{I}\mathbf{A})$	h _{rn} h _{rn}	20	=	20	_	10



#### **Electrical Characteristics (Continued)**


Collector to Emitter		Min.	Max.	
Sustaining Voltage ⁽³⁾				
$(I_c = 100 \text{ mA}) D44C1, 2, 3 D44C4, 5, 6 D44C7, 8$	$V_{CEO}$ (SUS)	30 45 60		Volts Volts Volts
Collector Saturation Voltage ⁽³⁾				
$(I_c = 1A, I_B = 50 \text{ mA}) \text{ D44C2}, 3.5, 6, 8$ $(I_c = 1A, I_B = 100 \text{ mA}) \text{ D44C1}, 4, 7$	V _{CE} (SAT) V _{CE} (SAT)		0.5 0.5	Volt Volt
Base Saturation Voltage ⁽³⁾				
$(I_c = 1A, I_B = 100 \text{ mA})$	VBE (SAT)	-	1.3	Volts
Collector Cutoff Current				
$(V_{CE} = Rated V_{CES}, T_J = 25^{\circ}C)$	I _{CES}	_	10	$\mu \mathbf{A}$
Emitter Cutoff Current				
$(V_{BB} = 5V, T_{J} = 25^{\circ}C)$	Isbo		100	μA
Collector Capacitance				
$(V_{CB} = 10V, f = 1 mHz)$	Ссво	-	100	pF
		T	/ <b>p</b> .	
Gain Bandwidth Product				
$(V_{CE} = 4V, I_c = 20 \text{ mA})$	ft		50	$\mathbf{mHz}$
Switching Times (See Figures 1 and 2) Rise Time and Delay Time				
$(I_{c} = 1A, I_{B1} = 0.1A)$	ta + tr	1	00	nsec
Storage Time ( $I_c = 1A$ , $I_{B1} = I_{B2} = 0.1A$ )	t.	5	00	nsec
Fall Time	-			11500
$(I_{c} = 1A, I_{B1} = I_{B2} = 0.1A)$	tr		75	nsec
Mater				


Note:


(3) Pulsed measurement, 300  $\mu$ sec pulse, duty cycle  $\leq 2\%$ .


#### SWITCHING CIRCUIT TO MEASURE SWITCHING TIMES

#### OSCILLOSCOPE DISPLAY OF INPUT AND OUTPUT PULSE WAVEFORM IS OF SWITCHING CIRCUIT SHOWN IN FIGURE 1












TYPICAL SATURATION VOLTAGE CHARACTERISTICS



#### SAFE REGION OF OPERATION







TYPICAL hre VS. Ic

NORMALIZED he VS. Ic


TYPICAL INPUT CHARACTERISTICS




TYPICAL TRANSCONDUCTANCE CHARACTERISTICS



TYPICAL ICEO, ICES VS. TEMPERATURE





1 005

005

CENERAL ( ST. ELECTRIC

## **OW-NOISE**

#### RECISION

# OPERATIONAL AMPLIFIER

#### FEATURES

•	Low Noise
	Low Drift
•	High Speed
•	Low Vos
	Excellent CMRR 126dB at V _{CM} of ±11V
	High Open-Loop Gain 1.8 Million
	Fite 725, OP-07, OP-05, AD510, AD517, 5534A sockets

00-V

/0 114- 40 1044-1

#### SENERAL DESCRIPTION

The OP-27 precision operational amplifier combines the low influence of the OP-07 with both high-speed and lowinfluence of the OP-07 with both high-speed and lowinsection of the OP-07 with both high-speed and lowinsection of the operation instrumentation applications. In the OP-27 ideal for precision instrumentation applicainsection by low noise,  $e_n = 3.5 \text{nV}/\sqrt{\text{Hz}}$ , at 10Hz, a inv 1/f noise corner frequency of 2.7Hz, and high gain (1.8 inon), allow accurate high-gain amplification of low-level invaluence of 8MHz and a 2.8V/ $\mu$ section water provides excellent dynamic accuracy in high-speed ita-acquisition systems.

* ow input bias current of ±10nA is achieved by use of a

#### ORDERING INFORMATION

		PACKAGE		_
*. 25°C *MAX 	HERMETIC TO-99 8-PIN	HERMETIC DIP 8-PIN	PLASTIC DIP 8-PIN	OPERATING TEMPERATURE RANGE
	OP27AJ*	OP27AZ*		MIL
•	OP27EJ	OP27EZ	OP27EP	IND/COM
٩,	OP27BJ*	OP27BZ*		MIL
<u>د</u>	OP27FJ	OP27FZ	OP27FP	IND/COM
5	OP27CJ*	OP27CZ*		MIL
¢	OP27GJ	OP27GZ	OP27GP	IND/COM

**> available with MIL-STD-883B Processing. To order add /883 as a suffix to ** and number. See Section 3 for screening procedure.

^{C commercial} and industrial temperature range parts are available with burn-in # V L-STD-883. See Ordering Information, Section 2.

#### SIMPLIFIED SCHEMATIC

bias-current-cancellation circuit. Over the military temperature range, this circuit typically holds  $I_B$  and  $I_{OS}$  to  $\pm 20$ nA and 15nA respectively.

OP-27

The output stage has good load driving capability. A guaranteed swing of  $\pm$  10V into 600 $\Omega$  and low output distortion make the OP-27 an excellent choice for professional audio applications.


PSRR and CMRR exceed 120dB. These characteristics, coupled with long-term drift of  $0.2\mu$ V/month, allow the circuit designer to achieve performance levels previously attained only by discrete designs.

Low cost, high-volume production of OP-27 is achieved by using an on-chip zener-zap trimming network. This reliable and stable offset trimming scheme has proved its effectiveness over many years of production history.

The OP-27 provides excellent performance in low-noise high-accuracy amplification of low-level signals. Applications include stable integrators, precision summing amplifiers, precision voltage-threshold detectors, comparators, and professional audio circuits such as tape-head and microphone preamplifiers.


The OP-27 is a direct replacement for 725, OP-06, OP-07 and OP-05 amplifiers; 741 types may be directly replaced by removing the 741's nulling potentiometer.

#### **PIN CONNECTIONS**



۲ () . R23 OUTPUT INVERTING C3 01/ 018 エ **a**11 012 02 RI & R2 ARE PERMANENTLY ADJUSTED AT WAFER TEST FOR MINIMIM OFFSET VOLTAGE  $\odot$  $^{\odot}$ Ŧ

S



Therefore, for low-frequency applications, the OP-07 is better than the OP-27/37 when  $R_S > 3k\Omega$ . The only exception is when gain error is important. Figure 3 illustrates the 10Hz noise. As expected, the results are between the previous two figures.


For reference, typical source resistances of some signal sources are listed in Table 1.

#### Table 1

DEVICE	SOURCE	COMMENTS
Strain gauge	<500Ω	Typically used in low-frequency applications.
Magnetic tapehead	<1500N	Low $I_B$ very important to reduce self-magnetization problems when direct coupling is used. OP-27 $I_B$ can be neglected.
Magnetic phonograph cartridges	<1500Ω	Similar need for low Ig in direct coupled applications. OP-27 will not introduce any self-magnetization problem.
Linear variable differential transformer	<1500Ω	Used in rugged servo-feedback applications. Bandwidth of interest is 400Hz to 5kHz.

OPEN-LOOP GAIN									
FREQUENCY AT:	OP-07	OP-27	OP-37						
3Hz	100dB	124dB	125dB						
10Hz	100dB	120dB	125dB						
30Hz	90dB	110dB	124dB						

For further information regarding noise calculations, see "Minimization of Noise in Op-Amp Applications", Application Note AN-15.



#### AUDIO APPLICATIONS


Figure 3

The following applications information has been abstract fitortion at frequencies up to 20kHz. from a PMI article in the 12/20/80 issue of Electronic Dest magazine and updated.

As SOURCE RESISTANCE (12

Figure 4 is an example of a phono pre-amplifier circuit usit network with standard component values. The popular methe to accomplish RIAA phono equalization is to emple frequency-dependent feedback around a high-quality g# block, Properly chosen, an RC network can provide the the necessary time constants of 3180, 318, and 75µs.1

polypropylene are recommended since they have low voltage coefficients, dissipation factors, and dielectric absorption (High-K ceramic capacitors should be avoided here, though low-K ceramics-such as NPO types, which have excelle dissipation factors, and somewhat lower dielectric absorption can be considered for small values.)



" OP-27 brings a 3.2nV/VHz voltage noise and 0.45 :A , Hz current noise to this circuit. To minimize noise other sources, R3 is set to a value of 1000, which prerates a voltage noise of 1.3nV/VHz. The noise inreases the 3.2nW VHz of the amplifier by only 0.7dB. With • 'HI source, the circuit noise measures 63dB below a 1mV verence level, unweighted, in a 20kHz noise bandwidth.

Sen (G) of the circuit at 1kHz can be calculated by the eression:


 $G = 0.101 (1 + \frac{R_1}{R_2})$ 

for the values shown, the gain is just under 100 (or 40dB). .seer gains can be accommodated by increasing Ra, but at higher than 40dB will show more equalization errors *cause of the 8MHz gain-bandwidth of the OP-27.

*s circuit is capable of very low distortion over its entire 122, generally below 0.01% at levels up to 7V rms. At 3V Aput levels, it will produce less than 0.03% total harmonic

Apacitor C3 and resistor R4 form a simple -6dB-per-octave ... ble filter, with a corner at 22Hz. As an option, the switchwected shunt capacitor C4, a nonpolarized electrolytic, the OP-27 for A1; R1-R2-C1-C2 form a very accurate RM trasses the low-frequency rolloff. Placing the rumble filw's high-pass action after the preamp has the desirable wult of discriminating against the RIAA-amplified low-"equency noise components and pickup-produced low-"quency disturbances.

A preamplifier for NAB tape playback is similar to an RIAA For initial equalization accuracy and stability, precise thono preamp, though more gain is typically demanded, metal-film resistors and film capacitors of polystyrene! *ong with equalization requiring a heavy low-frequency toost. The circuit in Fig. 4 can be readily modified for tape M. as shown by Fig. 5.



requency gain above 3kHz (T₂ = 50µs), the amplifier need the stabilized for unity gain. The decompensated OP-37 *rivides a greater bandwidth and slew rate. For many applithe idealized time constants shown may require

#### **OP-27 LOW-NOISE PRECISION OPERATIONAL AMPLIFIER**

trimming of R1 and R2 to optimize frequency response for nonideal tape-head performance and other factors.5

The network values of the configuration yield a 50dB gain at 1kHz, and the dc gain is greater than 70dB. Thus, the worstcase output offset is just over 500mV. A single 0.47 µF output capacitor can block this level without affecting the dynamic range.

The tape head can be coupled directly to the amplifier input, since the worst-case bias current of 80nA with a 400mH, 100 µin, head (such as the PRB2H7K) will not be troublesome.


One potential tape-head problem is presented by amplifier bias-current transients which can magnetize a head. The OP-27 and OP-37 are free of bias-current transients upon power up or power down. However, it is always advantageous to control the speed of power supply rise and fall, to eliminate transients.

In addition, the dc resistance of the head should be carefully controlled, and preferably below 1kn. For this configuration, the bias-current-induced offset voltage can be greater than the 100µV maximum offset if the head resistance is not sufficiently controlled.

A simple, but effective, fixed-gain transformerless microphone preamp (Fig. 6) amplifies differential signals from lowimpedance microphones by 50dB, and has an input impedance of 2kn. Because of the high working gain of the circuit, an OP-37 helps to preserve bandwidth, which will be 110kHz. As the OP-37 is a decompensated device (minimum stable gain of 5), a dummy resistor, Rp, may be necessary, if the microphone is to be unplugged. Otherwise the 100% feedback from the open input may cause the amplifier to oscillate.


Common-mode input-noise rejection will depend upon the match of the bridge-resistor ratios. Either close-tolerance (0.1%) types should be used, or R4 should be trimmed for best CMRR. All resistors should be metal-film types for best stability and low noise.

Noise performance of this circuit is limited more by the input resistors R1 and R2 than by the op amp, as R1 and R2 each generate a 4nV/VHz noise, while the op amp generates a 3.2nV/VHz noise. The rms sum of these predominant noise sources will be about 6nV/VHz, equivalent to 0.9µV in a 20kHz noise bandwidth, or nearly 61dB below a 1mV input signal. Measurements confirm this predicted performance.




#### TYPICAL PERFORMANCE CHARACTERISTICS

#### VOLTAGE NOISE TEST CIRCUIT (0.1Hz-TO-10Hz)







#### **APPLICATIONS INFORMATION**


OP-27 Series units may be inserted directly into 725, OP-06, OP-07 and OP-05 sockets with or without removal of external compensation or nulling components. Additionally, the OP-27 may be fitted to unnulled 741-type sockets; however, if conventional 741 nulling circuitry is in use, it should be modified or removed to ensure correct OP-27 operation. OP-27 offset voltage may be nulled to zero (or other desired setting) using a potentiometer (see Offset Nulling Circuit).

The OP-27 provides stable operation with load capacitances of up to 2000pF and  $\pm$  10V swings; larger capacitances should be decoupled with a 50Ω resistor inside the feedback loop. The OP-27 is unity-gain stable.

Thermoelectric voltages generated by dissimilar metals at the input terminal contacts can degrade the drift performance. Best operation will be obtained when both input contacts are maintained at the same temperature.


#### OFFSET VOLTAGE ADJUSTMENT

The input offset voltage of the OP-27 is trimmed at wafer level. However, if further adjustment of V_{OS} is necessary, a 10kft trim potentiometer may be used. TCV_{OS} is not degraded (see Offset Nulling Circuit). Other potentiometer values from 1kft to 1Mft can be used with a slight degradation (0.1 to




0.1Hz TO 10Hz PEAK-TO-PEAK NOISE





 $0.2\mu V/^{*}C)$  of TCV_{OS}. Trimming to a value other than and creates a drift of approximately  $(V_{OS}/300)\,\mu V/^{*}C$ . For example, the change in TCV_{OS} will be  $0.33\mu V/^{*}C$  if  $V_{OS}$  is adjusting to 100  $\mu V$ . The offset-voltage adjustment range with a 100 potentiometer is  $\pm 4mV$ . If smaller adjustment range is a quired, the nulling sensitivity can be reduced by using a smaller pot in conjuction with fixed resistors. For example the network below will have a  $\pm 280\mu V$  adjustment range



#### NOISE MEASUREMENTS

To measure the 80nV peak-to-peak noise specification of M OP-27 in the 0.1 Hz to 10Hz range, the following precaution must be observed:

(1) The device has to be warmed-up for at least five minute As shown in the warm-up drift curve, the offset voltage typically changes 4µ/ due to increasing chip temperature after power-up. In the 10-second measurement interve these temperature-induced effects can exceed tensor nanovolts.

#### OP-27 LOW-NOISE PRECISION OPERATIONAL AMPLIFIER

- ? For similar reasons, the device has to be well-shielded from air currents. Shielding minimizes thermocouple effects.
- 3 Sudden motion in the vicinity of the device can also "feedthrough" to increase the observed noise.
- 4 The test time to measure 0.1Hz-to-10Hz noise should not exceed 10 seconds. As shown in the noise-tester frequencyresponse curve, the 0.1Hz corner is defined by only one zero. The test time of 10 seconds acts as an additional zero to eliminate noise contributions from the frequency bend below 0.1Hz.
- 5 A noise-voltage-density test is recommended when measuring noise on a large number of units. A 10Hz noise-voltage-density measurement will correlate well with a 0.1Hz-to-10Hz peak-to-peak noise reading, since both results are determined by the white noise and the location of the 1/f corner frequency.


#### UNITY-GAIN BUFFER APPLICATIONS

When  $R_1 \le 100\Omega$  and the input is driven with a fast, large signal bulse (>1V), the output waveform will look as shown in the bulsed operation diagram below.

During the fast feedthrough-like portion of the output, the mput protection diodes effectively short the output to the "but and a current, limited only by the output short-circuit protection, will be drawn by the signal generator. With  $A_i \ge 500$ , the output is capable of handling the current "quirements ( $I_L \le 20$ mA at 10V); the amplifier will stay in its Kitwe mode and a smooth transition will occur.

When  $R_f > 2k\Omega$ , a pole will be created with  $R_f$  and the emplifier's input capacitance (8pF) that creates additional Phase shift and reduces phase margin. A small capacitor 20 to 500F) in parallel with  $R_f$  will eliminate this problem.

#### PULSED OPERATION



#### COMMENTS ON NOISE

The OP-27 is a very low-noise monolithic op amp. The outstanding input voltage noise characteristics of the OP-27 are achieved mainly by operating the input stage at a high quiescent current. The input bias and offset currents, which would normally increase, are held to reasonable values by the input-bias-current cancellation circuit. The OP-27A the Si g and logs of only  $\pm$ 40nA and 35nA respectively at 25°C. This is particularly important when the input has a high source-resistance. In addition, many audio amplifier designers prefer to use direct coupling. The high I_B, V_{OS}, TCV_{OS} of previous designs have made direct coupling difficult, if not impossible, to use.

Voltage noise is inversely proportional to the square-root of bias current, but current noise is proportional to the squareroot of bias current. The OP-27's noise advantage disappears when high source-resistors are used. Figures 1, 2, and 3 compare OP-27 observed total noise with the noise performance of other devices in different circuit applications.


5

AMPLIFIERS

OPERATIONAL

Total noise = [(Voltage noise)² + (current noise  $\times R_S$ )² + (resistor noise)²] ^{1/2}

Figure 1 shows noise-versus-source-resistance at 1000Hz. The same plot applies to wideband noise. To use this plot, just multiply the vertical scale by the square-root of the bandwidth.



At  $R_S < 1k\Omega$ , the OP-27's low voltage noise is maintained. With  $R_S > 1k\Omega$ , total noise increases, but is dominated by the resistor noise rather than current or voltage noise. It is only beyond  $R_S$  of 20kΩ that current noise starts to dominate. The argument can be made that current noise is not important for applications with low-to-moderate source resistances. The crossover between the OP-27 and OP-07 and OP-08 noise occurs in the 15-to-40kΩ region.


Figure 2 shows the 0.1Hz-to-10Hz peak-to-peak noise. Here the picture is less favorable; resistor noise is negligible, current noise becomes important because it is inversely proportional to the square-root of frequency. The crossover with the OP-07 occurs in the 3-to-5k1 range depending on whether balanced or unbalanced source resistors are used (at3k1) the I_B. I_{OS} error also can be three times the V_{OS} spec.).

TYPICAL PERFORMANCE CHARACTERISTICS


#### **OP-27 LOW-NOISE PRECISION OPERATIONAL AMPLIFIER**

5.111

#### TYPICAL PERFORMANCE CHARACTERISTICS



5-132



WAFER TEST LIMITS at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27N, OP-27G, and OP-27GR devices;  $T_A = 125^{\circ}$  C for OP-27NT at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27N, OP-27G, and OP-27GR devices;  $T_A = 125^{\circ}$  C for OP-27NT at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27N, OP-27G, and OP-27GR devices;  $T_A = 125^{\circ}$  C for OP-27NT at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27N, OP-27G, and OP-27GR devices;  $T_A = 125^{\circ}$  C for OP-27NT at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27NT at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27NT at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27NT at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27NT at  $V_S = \pm$  15V,  $T_A = 25^{\circ}$  C for OP-27NT at  $V_S = \pm$ OP-27GT devices, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-27NT	OP-27N	OP-27GT	OP-27G	OP-27GR	UNIT
Input Offset Voltage	Vos	(Note 1)	60	35	200	60	100	AV MAU
Input Offset Current	los		50	35	85	50	75	nA MU
Input Bias Current	I _B		±60	±40	±95	±55	±80	nA MU
Input Voltage Range	IVR		± 10.3	±11	± 10.3	±11	±11	VM
Common-Mode Rejection Ratio	CMRR	V _{CM} = IVR	108	114	100	106	100	dB MA
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4V$ to $\pm 18V$		10	-	10	20	#V/V MA
Large-Signal Voltage Gain	Avo	$\begin{split} \mathbf{R}_{L} &\geq 2 \mathbf{k} \Omega, \ \mathbf{V}_{O} = \pm 10 \mathbf{V} \\ \mathbf{R}_{L} &\geq 600 \Omega, \ \mathbf{V}_{O} = \pm 10 \mathbf{V} \end{split}$	600	1000 800	500	1000 800	700	V/mV M
Output Voltage Swing	vo	$R_L \ge 2k\Omega$ $R_L \ge 600\Omega$	±11.5	± 12.0 ± 10.0	±11.0	± 12.0 ± 10.0	± 11.5 ± 10.0	VM
Power Consumption	Pd	V ₀ = 0	-	140	-	140	170	mW MA

Note: Electrical tests are performed at water probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not gant teed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

#### TYPICAL ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$ , $T_A = +25^{\circ}$ C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-27N TYPICAL	OP-27G TYPICAL	OP-27GR TYPICAL	UNIT
Average Input Offset Voltage Drift	TCV _{OS} or TCV _{OSn}	Nulled or Unnulled $R_P = 8k\Omega$ to $20k\Omega$	0.2	. 0.3	0.4	"V/10
Average Input Offset Current Drift	TCIOS		80	130	180	pA*C
Average Input Bias Current Drift	TCIB		100	160	200	PATC
Input Noise	•_	$f_0 = 10Hz$ $f_0 = 30Hz$	3.5 3.1	3.5	3.8	nV/VHz
Voltage Density		f ₀ = 1000Hz	3.0	3.0	3.2	
Input Noise		fo = 10Hz	1.7	1.7	1.7	
Current Density	in	fo = 30Hz	1.0	1.0	1.0	<b>DAVVHE</b>
		f _O = 1000Hz	0.4	0.4	0.4	
Input Noise Voltage	enp-p	0.1Hz to 10Hz	0.08	0.08	0.09	"Vp4
Slew Rate	SR	R _L ≥2kΩ	2.8	2.8	2.8	V/pi
Gain Bandwidth Product	GBW		8			MPE

NOTE:

1. Input offset voltage measurements are performed by automated test

equipment approximately 0.5 seconds after application of power.

# NOISE vs BANDWIDTH (0.1Hz TO FREQUENCY INDICATED) TA = 25°C VS = ±15V

VOLTAGE NOISE DENSITY


VS SUPPLY VOLTAGE


10 20 30 TOTAL SUPPLY VOLTAGE (V+ - V-) (VOLTS)

11


AT 10H AT 1kH


1.0 FREQUENCY (Hz) 10





TOTAL NOISE VS SOURCE RESISTANCE







**OPERATIONAL AMPLIFIERS** VOLTAGE NOISE DENSITY VS TEMPERATURE Ve - 115V 0 25 50 75 TEMPERATURE ( C) 100 12

TA - 25°C


CURRENT NOISE DENSITY VS FREQUENCY







INPUT WIDEBAND VOLTAGE





10 100 FREQUENCY (Hz)

OP-27 LOW-NOISE PRECISION OPERATIONAL AMPLIFIER

-

#### ABSOLUTE MAXIMUM RATINGS (Note 4) Supply Voltage ..... ±22V Internal Power Dissipation (Note 1) ...... 500mW Input Voltage (Note 3) ..... ±22V Output Short-Circuit Duration ..... Indefinite Differential Input Voltage (Note 2) ..... ±0.7V Differential Input Current (Note 2) ..... ±25mA Storage Temperature Range ..... -65° C to + 150° C Operating Temperature Range OP-27A, OP-27B, OP-27C (J, Z) -55° C to + 125° C

OP-27E, OP-27F, OP-27G (J, Z)	-25° C to +85° C
OP-27E, OP-27F, OP-27G (P)	0°C to +70°C
Lead Temperature Range (Soldering, 60 se	ec) 300° C
DICE Junction Temperature	-65° C to + 150° C

PACKAGE TYPE	MAXIMUM AMBIENT TEMPERATURE FOR RATING	DERATE ABOVE MAXIMUM AMBIE TEMPERATURE
TO-99 (J)	80° C	7.1mW/*C
8-Pin Hermetic DIP (Z)	75° C	6.7mW/°C
8-Pin Plastic DIP (P)	62°C	5.6mW/*C

3. For supply voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V, the absolute maximum input voltages less than  $\pm$  22V.

equal to the supply voltage. Absolute maximum ratings apply to both DICE and packaged parts, with 4

otherwise noted.

#### ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$ , $T_A = 25^{\circ}$ C, unless otherwise noted.

			. (	DP-27A	E		OP-278	/F		P-27C	10	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UN
Input Offset Voltage	Vos	(Note 1)	-	10	25	-	20	60	-	30	100	
Long-Term V _{OS} Stability	V _{OS} /Time	(Note 2)	-	0.2	1.0	-	0.3	1.5	-	0.4	2.0	"VA
Input Offset Current	los		-	7	35	-		50	-	12	75	
Input Bias Current	18		-	± 10	±40	-	±12	±55	-	± 15	±80	
Input Noise Voltage	enp-p	0.1Hz to 10Hz (Notes 3, 5)	-	0.08	0.18	-	0.08	0.18	-	0.09	0.25	"Vp
Input Noise		fo = 10Hz (Note 3)	-	3.5	5.5	-	3.5	5.5	-	3.8	8.0	
Voltage Density	•n	fo = 30Hz (Note 3)	-	3.1	4.5	-	3.1	4.5	-	3.3	5.6	nV/VH
		fo = 1000Hz (Note 3)	-	3.0	3.8	-	3.0	3.8	-	3.2	4.5	
Input Noise		fo = 10Hz (Notes 3,6)	-	1.7	4.0	-	1.7	4.0	-	1.7	-	
Current Density	in	fo = 30Hz (Notes 3,6)	-	1.0	2.3	-	1.0	2.3	-	1.0	-	PAV
Content Denaty		fo = 1000Hz (Notes 3, 6)	-	0.4	0.6	-	0.4	0.6	-	0.4	0.8	
Input Resistance — Differential-Mode	RIN	(Note 4)	1.5	8	-	1.2	5	-	0.8	4	-	
Input Resistance — Common-Mode	RINCM		-	3	-	-	2.5	· _	-	2	-	0
Input Voltage Range	IVR		±11.0	±12.3	-	±11.0	±12.3	· -	±11.0	± 12.3	-	-
Common-Mode Rejection Ratio	CMRR	V _{CM} = ± 11V	114	126	-	106	123	-	100	120	-	
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4V$ to $\pm 18V$	-	. 1	10	-	1	10	· _	2	20	
Large-Signal		$R_L \ge 2k\Omega$ , $V_Q = \pm 10V$	1000	1800	-	1000	1800	-	700	1500	-	
Voltage Gain	Avo	RL ≥ 600Ω, Vo = ± 10V	800	1500	-	800	1500	-	600	1500	-	V/m
Output Voltage Swing	vo	$R_L \ge 2k\Omega$	± 12.0	± 13.8	-	± 12.0	± 13.8	-	±11.5	±13.5	-	
Siew Rate	SR	R _L ≥ 600Ω	± 10.0	±11.5	-	± 10.0	±11.5	-	± 10.0	±11.5	-	
		$R_L \ge 2k\Omega \ (Note 4)$	1.7	2.8	-	1.7	2.8	-	1.7	2.8	-	V/#
Gain Bandwidth Prod.	GBW	(Note 4)	5.0	8.0	-	5.0	8.0	-	5.0	8.0	-	M
Open-Loop Output Resistance	Ro	V _O = 0, I _O = 0	-	70	-	-	70	-	-	70	-	6
Power Consumption	Pd	vo	· -	90	140	-	90	140	-	100	170	
Offset Adjustment Range		R _P = 10kΩ	-	±4.0		-	±4.0	-	-	±4.0	-	-
NOTES:					11							

NOTES: 1 Input offset voltage measurements are performed  $\sim 0.5$  seconds after application of power. A/E grades guarantsed fully warmed-up. 2. Long-term input offset voltage stability refers to the average trend line of Vos vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 8

days are typically 2.5  $\mu V$  — refer to typical performance curve. Sample tested, Guaranteed by design. ' 3

5

See test circuit and frequency response curve for 0.1Hz to 10Hz tester. 6. See test circuit for current noise measurement.

5-128

#### OP-27 LOW-NOISE PRECISION OPERATIONAL AMPLIFIER

#### **TLECTRICAL CHARACTERISTICS** for $V_S = \pm 15V$ , $-55^{\circ}C \le T_A \le +125^{\circ}C$ , unless otherwise noted.

				OP-27A			OP-278			OP-27C			
MAAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Offset Voltage	Vos	(Note 1)	-	30	60	-	50	200	-	70	300	µ۷	
Post Drift	TCV _{OS}	(Note 2)	-	0.2	0.6	-	0.3	1.3	-	0.4	1.8	µV/°C	
- Offeet Current	los		-	15	50	-	22	85	-	30	135	nA	
Bias Current	18		-	±20	±60	-	±28	±95	-	±35	± 150	nA	
	IVR		± 10.3	±11.5	-	± 10.3	±11.5	-	± 10.2	±11.5	-	v	
	CMRR	V _{CM} = ±10V	108	122	-	100	119	-	94	116	-	dB	
Supply	PSRR	$V_{g} = \pm 4.5 V$ to $\pm 18 V$	-	2	16	-	2	20	-	4	51	μ٧/٧	
erpe-Signal entage Gain	Avo	$R_L \ge 2k\Omega, V_O = \pm 10V$	600	1200	-	500	1000	-	300	800	-	V/mV	
terng	vo	R _L ≥2kΩ	±11.5	±13.5	-	±11.0	±13.2	-	± 10.5	± 13.0	-	v	

#### **ELECTRICAL CHARACTERISTICS** for V_S = ±15V, -25°C $\leq$ T_A $\leq$ +85°C for OP-27J and OP-27Z, 0°C $\leq$ T_A $\leq$ +70°C for 2P-27P, unless otherwise noted.

OPERATIONAL AMPLIFIERS

			OP-27E			OP-27F	•		3		
SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos		-	20	50	-	40	140	-	55	220	μ٧
TCVOS TCVOSn	(Note 2)	-	0.2	0.6	-	0.3	1.3	-	0.4	1.8	µV/°C
los		-	10	50	-	14	85	-	20	135	nA
18		-	±14	±60	- 1	± 18	±95	-	±25	± 150	nA
IVR		± 10.5	±11.8	-	± 10.5	±11.8	-	± 10.5	±11.8	-	٧
CMRR	V _{CM} = ±10V	110	124	- 1	102	121	-	96	118	-	dB
PSRR	$V_{B} = \pm 4.5 V$ to $\pm 18 V$	-	2	15	-	2	16	-	2	32	μV/V
Avo	$R_L \ge 2k\Omega$ , $V_Q = \pm 10V$	750	1500	-	700	1300	-	450	1000	-	V/mV
vo	R _L ≥2kΩ	±11.7	± 13.6	-	±11.4	± 13.5	-	± 11.0	± 13.3	-	v
	Vos TCVos TCVosn Ios Is IvR CMRR PSRR Avo	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Vos            TCV _{OS} TCV _{OS} (Note 2)            Ios            Is            CMRR         V _{CM} = ±10.5           CMRR         V _{CM} = ±10V         110           PSRR         V _g = ±4.5V to ±18V            Avo         R _L ≥ 2kΩ, V _O = ±10V         750	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

input offset voltage measurements are performed by automated test

quipment approximately 0.5 seconds after application of power. A/E

guaranteed fully warmed-up.

The TCVos perfor ce is within

nulled with  $R_p = 8k\Omega$  to  $20k\Omega$ .

5-129


# **ANALOG** DEVICES

# Complete Low Cost 12-Bit Monolithic D/A Converter

#### FEATURES

Single Chip Construction On-Board Output Amplifier Low Power Dissipation: 300mW Monotonicity Guaranteed over Temperature Guaranteed for Operation with ± 12V Supplies Improved Replacement for Standard DAC80, DAC800 HI-5680 High Stability, High Current Output Buried Zener Reference

Laser Trimmed to High Accuracy: ± 1/2LSB max Nonlinearity Low Cost Plastic Packaging



#### **PRODUCT DESCRIPTION**

The AD DAC80 Series is a family of low cost 12-bit digital-to-analog converters with both a high stability voltage reference and output amplifier combined on a single monolithic chip. The AD DAC80 Series is recommended for all low cost 12-bit D/A converter applications where reliability and cost are of paramount importance.

Advanced circuit design and precision processing techniques result in significant performance advantages over conventional DAC80 devices. Innovative circuit design reduces the total power consumption to 300mW which not only improves reliability but also improves long term stability.

The AD DAC80 incorporates a fully differential, non-saturating precision current switching cell structure which provides greatly increased immunity to supply voltage variation. This same structure also reduces nonlinearities due to thermal transients as the various bits are switched; nearly all critical components operate at constant power dissipation. High stability, SiCr thin film resistors are trimmed with a fine resolution laser, resulting in lower differential nonlinearity errors. A low noise, high stability, subsurface zener diode is used to produce a reference voltage with excellent long term stability, high external current capability and temperature drift characteristics which challenge the best discrete zener references.

The AD DAC80 Series is available in three performance grades and two package types. The AD DAC80 is specified for use over the 0 to  $+70^{\circ}$ C temperature range and is available in both plastic and ceramic DIP packages. The AD DAC85 and AD DAC87 are available in hermetically sealed ceramic packages and are specified for the  $-25^{\circ}$ C to  $+85^{\circ}$ C and  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature ranges.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### **PRODUCT HIGHLIGHTS**

and the second second second

- 1. The AD DAC80 series of D/A converters directly replaces all other devices of this type with significant increases in performance.
- 2. Single chip construction and low power consumption provides the optimum choice for applications where low cost and high reliability are major considerations.
- 3. The high speed output amplifier has been designed to settle within 1/2LSB for a 10V full scale transition in  $2.0\mu s$ , when properly compensated.
- 4. The precision buried zener reference can supply up to 2.5mA for use elsewhere in the application.
- 5. The low TC binary ladder guarantees that all units are monotonic over the specified temperature range.
- 6. System performance upgrading is possible without redesign.

 P.O.
 Box
 280;
 Norwood,
 Massachusetts
 02062
 U.S.A.

 Tel:
 617/329-4700
 Twx:
 710/394-6577

 Telex:
 924491
 Cables:
 ANALOG NORWOODMASS

# **SPECIFICATIONS** ( $T_A = +25^{\circ}C$ , rated power supplies unless otherwise noted.)

Model	Min	AD DAC80 Typ	Max	Min	D DAC85 Typ	Max	Al Min	D DAC87 Typ	Max	Units
TECHNOLOGY		Monolithic		N	Aonolithic		M	onolithic		
DIGITAL INPUT	1									
Binary - CBI			12			12			12	Bits
Logic Levels (TTL Compatible)			1							
VtH(Logic "1")	+2.0		+5.5	+2.0		+5.5	+ 2.0		+5.5	v
VIL (Logic "0")	0		+0.8	0		+0.8	0		+0.8	v
$I_{IH}(V_{IH} = 5.5V)$			250			250			250	μA
$I_{IL}(V_{IL} = 0.8V)$	1		100			100			100	μA
<b>FRANSFER CHARACTERISTICS</b>	1		1							
ACCURACY										
Linearity Error ( + 25°C			±1/2			±1/2			± 1/2	LSB ¹
TA ( Tmin to Tmax	1	± 1/4	±1/2		± 1/4	±1/2		± 1/2	± 3/4	LSB
Differential Linearity Error @ + 25°C	-		± 3/4			± 3/4			± 3/4	LSB
TA ( Tmin to Tmax			± 3/4			±1			±1	LSB
Gain Error ²	1	±0.1	±0.3		±0.1	±0.2		±0.1	±0.2	% FSR ³
Offset Error ²	1.	± 0.05	±0.15		±0.05	±0.1		±0.05	±0.1	%FSR ³
Temperature Range for Guaranteed	1		1							
Monotonicity	0		+ 70	- 25		+ 85	- 55		+ 125	°C
DRIFT (Tmin to Tmax)	1									
Total Bipolar Drift, max (includes gain,	1									
offset, and linearity drifts)	1		± 20			± 20			± 30	ppm of FSR/°C
Total Error (Tmin to Tmax)4	1		1							
Unipolar		±0.08	±0.15		± 0.12	±0.2		±0.18	= 0.3	% of FSR
Bipolar	1	± 0.06	±0.10		± 0.08	±0.12		±0.14	±0.24	% of FSR
Gain	1		1							
Including Internal Reference	1	± 15	±30			± 20			± 20	ppm of FSR/°C
Excluding Internal Reference	1	=4	=7			± 10			= 10	ppm of FSR/°C
Unipolar Offset	1	=1	±3			±3			±3	ppm of FSR/°C
Bipolar Offset	1	=5	±10			±10			±10	ppm of FSR/°C
CONVERSION SPEED	1		1							
Voltage Model (V)5			1							
Settling Time to = 0.01% of FSR for	1		1							
FSR change ( $2k\Omega$  500pF load)	1									
with 10kΩFeedback	1	3	4		3	4		3	4	μs
with 5k DFeedback	1	2	3		2	3		2	3	μs
For LSB Change	1	1			1			1		μs
Slew Rate	10			10			10			V/µs
Current Model (I)										
Settling Time to ± 0.01% of FSR	1		1				-			
for FSR Change 10 to 100Ω Load	1	300	1		300			300		ns
for 1kΩ Load	1	1			1			1		μs
ANALOGOUTPUT	1						1			1
Voltage Models	1		1							
Ranges	1	$\pm 2.5, \pm 5, \pm 10,$			$\pm 2.5, \pm 5, \pm 10,$			$\pm 2.5, \pm 5, \pm 10,$		v
	The second se	+ 5, + 10			+ 5, + 10		1	+5, +10		
Output Current	1 = 5			±5			±5			mA
Output Impedance (dc)	1	0.05			0.05			0.05		Ω
Short Circuit Current			40		- 900 C	40	8		40	mA
Current Models										
Ranges - Unipolar	-1.96	- 2.0	-2.04	-1.96	- 2.0	-2.04	-1.96	- 2.0	-2.04	mA
- Bipolar	±0.96	±1.0	±1.04	±0.96	±1.0	±1.04	±0.96	±1.0	±1.04	mA
Output Impedance - Bipolar	2.5	3.2	4.1	2.5	3.2	4.1	2.5	3.2	4.1	kΩ
- Unipolar	5.0	6.6	8.2	5.0	6.6	8.2	5.0	6.6	8.2	kΩ
Compliance	-2.5		+ 10	- 2.5		+ 10	-2.5		+ 10	v
Internal Reference Voltage (VR)	+6.23	+ 6.3	+6.37	+6.23	+ 6.3	+6.37	+6.23	+6.3	+6.37	v
Output Impedance	1	1.5			1.5			1.5		Ω
Max External Current ⁶	1		+2.5			+2.5			+2.5	mA
Tempco of Drift	1	± 10	± 20		± 10	± 20			± 10	ppm of V _R ^{,o} C
POWER SUPPLY SENSITIVITY	1									
= 15V = 10%, 5V supply when applicable	1		±0.002			+0.003	-		+0.001	% of FSR/%Vs
= 15V = 10%, 5V supply when applicable = 12V = 5%	1		±0.002			±0.002	1		±0.002	
	1		10.002			±0.002			±0.002	% of FSR/%Vs
POWER SUPPLY REQUIREMENTS	-									
Rated Voltages	-	= 15			±15		and all the	±15		v
Range	:						1			
Analog Supplies	= 11.47		± 16.5	±11.47		± 16.5	±11.4 ⁷		± 16.5	v
Logic Supplies	1						-		v	
Supply Drain	1									
+ 12, + 15V	1	5	10		5	10	1	5	10	mA
- 12, - 15V		14	20		14	20	1	14	20	mA
• 5V			1							mA
TEMPERATURERANGE			1							
Specification	0		+ 70	- 25		+ 85	- 55		+ 125	°C
Operating	- 25		+ 85	- 55		+ 125	- 55			ĉ
Storage	- 25		+ 125	-65		+ 150	- 65		+ 125	
			T 163	05			, - 05		+ 150	°C


NOTES ¹Least Significant Bit. ¹Autistable to zero with external trim potentiometer. ¹ FSR means "Full Scale Range" and is 20V for the  $\pm$  10V range and 10V for the  $\pm$  5V Range. ⁴Gain and ottset errors adjusted to zero at -25 C. ⁵C₂ = 0, see Figure 1a. ⁵Maximum with no degradation of specification, must be a constant load.

⁷A minimum of  $\pm 12.3V$  is required for a  $\pm 10V$  full scale output and  $\pm 11.4V$  is required for all other voltage ranges.


Specifications subject to change without notice.

Specifications subject to change without note: Specifications shown in bolface are tested on all production units at final electri-cal test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in bolface are tested on all production units.

#### **ABSOLUTE MAXIMUM RATINGS**




*Hermetically-Sealed Ceramic Side Brazed Package (Type D) 24-Lead Dual In Line (Dimensions Shown in Inches and (mm))* 




Voltage Model Functional Diagram and Pin Configuration

Ref In to Reference Ground												
Bipolar Offset to Reference Ground												±12V
10V Span R to Reference Ground .												
20V Span R to Reference Ground .												
Ref Out Indefinite sh	or	t	to	p	ov	ve	r į	gre	ou	n	d c	$r + V_s$



Molded Plastic Package (Type N) 24-Lead Dual In Line (Dimensions Shown in Inches and (mm))



Current Model Functional Diagram and Pin Configuration

#### **ORDERING GUIDE**

Model	Package	Temperature Range	Linearity Error at +25°C
AD DAC80N-CBI-V	Plastic	0 to + 70°C	± 1/2LSB
AD DAC80D-CBI-V	Ceramic	0 to + 70°C	± 1/2LSB
AD DAC80D-CBI-I	Ceramic	0 to + 70°C	± 1/2LSB
AD DAC85D-CBI-V	Ceramic	- 25°C to + 85°C	± 1/2LSB
AD DAC87D-CBI-V	Ceramic	- 55°C to + 125°C	± 1/2LSB

#### DIGITAL INPUT CODES

The AD DAC80 Series accepts complementary digital input code in binary (CBI) format. The CBI model may be connected by the user for anyone of three complementary codes: CSB, COB or CTC.

<b>Digital Input</b>	1	Analog Output						
MSB LS	CSB Compl. B Straight Binary	COB Compl. Offset Binary	CTC* Compl. Two's Compl.					
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 + 1/2 Full Scale 0 Mid-Scale	+ Full Scale Zero - 1LSB - Full Scale	- 1LSB - Full Scale + Full Scale Zero					

*Invert the MSB of the COB code with an external inverter to obtain CTC code.

Table I. Digital Input Codes

#### ACCURACY

Accuracy error of a D/A converter is the difference between the analog output that is expected when a given digital code is applied and the output that is actually measured with that code applied to the converter. Accuracy error can be caused by gain error, zero error, linearity error, or any combination of the three. Of these three specifications, the linearity error specification is the most important since it cannot be corrected. Linearity error is specified over its entire temperature range. This means that the analog output will not vary by more than its maximum specification, from an ideal straight line drawn between the end points (inputs all "1"s and all "0"s) over the specified temperature range.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of  $\pm 1/2$ LSB means that the output voltage step sizes can range from 1/2LSB to 1 1/2LSB when the input changes from one adjacent input state to the next.

#### DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million of full scale range per °C (ppm of FSR/°C). Gain drift is established by: 1) testing the end point differences for each AD DAC80 model at the lowest operating temperature,  $+25^{\circ}$ C and the highest operating temperature; 2) calculating the gain error with respect to the  $+25^{\circ}$ C value and; 3) dividing by the temperature change.

Offset Drift is a measure of the actual change in output with all "1"s on the input over the specified temperature range. The maximum change in offset is referenced to the offset at  $+25^{\circ}$ C and is divided by the temperature range. This drift is expressed in parts per million of full scale range per °C (ppm of FSR/°C).

#### SETTLING TIME

Settling time for each model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input.

Voltage Output Models. Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR); two for maximum full scale range changes of 20V, 10V and one for a 1LSB change. The

1LSB change is measured at the major carry  $(0\ 1\ 1\ 1\ .\ .\ 1\ 1$  to 1 0 0 0 . . . 0 0), the point at which the worst case settling time occurs. The settling time characteristic depends on the compensation capacitor selected, the optimum value is 25pF as shown in Figure 1a.

Current Output Models. Two settling times are specified to  $\pm 0.01\%$  of FSR. Each is given for current models connected with two different resistive loads: 10 to 100 ohms and 1000 to 1875 ohms. Internal resistors are provided for connecting nominal load resistances of approximately 1000 to 1800 ohms for output voltage ranges of  $\pm 1V$  and 0 to -2V.




Figure 1a. Voltage Model Settling Time Circuit




Figure 1b. Voltage Model Settling Time  $C_F = 25pF$ 

#### **POWER SUPPLY SENSITIVITY**

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a per cent of FSR per per cent of change in either the positive or negative supplies about the nominal power supply voltages.

#### **REFERENCE SUPPLY**

All models are supplied with an internal 6.3 volt reference voltage supply. This voltage (pin 24) is accurate to  $\pm 1\%$  and must be connected to the Reference Input (pin 16) for specified operation. This reference may also be used externally with external current drain limited to 2.5mA. An external buffer amplifier is recommended if this reference is to be used to drive other system components. Otherwise, variations in the load driven by the reference will result in gain variations. All gain adjustments should be made under constant load conditions.

# ANALYZING DEVICE ACCURACY OVER THE TEMPERATURE RANGE

For the purposes of temperature drift analysis, the major device components are shown in Figure 2. The reference element and buffer amplifier drifts are combined to give the total reference temperature coefficient. The input reference current to the DAC,  $I_{REF}$ , is developed from the internal reference and will show the same drift rate as the reference voltage. The DAC output current,  $I_{DAC}$ , which is a function of the digital input codes, is designed to track  $I_{REF}$ ; if there is a slight mismatch in these currents over temperature, it will contribute to the gain T.C. The bipolar offset resistor,  $R_{BP}$ , and gain setting resistor,  $R_{GAIN}$ , also have temperature coefficients which contribute to system drift errors. The input offset voltage drift of the output amplifier, OA, also contributes a small error.

There are three types of drift errors over temperature: offset, gain, and linearity. Offset drift causes a vertical translation of the entire transfer curve; gain drift is a change in the slope of the curve; and linearity drift represents a change in the shape of the curve. The combination of these three drifts results in the complete specification for total error over temperature.

Total error is defined as the deviation from a true straight line transfer characteristic from exactly zero at a digital input which calls for zero output to a point which is defined as full scale. A specification for total error over temperature assumes that both the zero and full scale points have been trimmed for zero error at  $+25^{\circ}$ C. Total error is normally expressed a percentage of the full scale range. In the bipolar situation, this means the total range from  $-V_{FS}$  to  $+V_{FS}$ .

Several new design concepts not previously used in DAC80-type devices contribute to a reduction in all the error factors over temperature. The incorporation of low temperature coefficient silicon-chromium thin-film resistors deposited on a single chip, a patented, fully differential, emitter weighted, precision current steering cell structure, and a T.C. trimmed buried zener diode reference element results in superior wide temperature range performance. The gain setting resistors and bipolar offset resistor are also fabricated on the chip with the same SiCr material as the ladder network, resulting in low gain and offset drift.

#### MONOTONICITY AND LINEARITY

The initial linearity error of  $\pm 1/2$ LSB max and the differential linearity error of  $\pm 3/4$ LSB max guarantee monotonic performance over the specified range. It can, therefore, be assumed that linearity errors are insignificant in computation of total temperature errors.

#### UNIPOLAR ERRORS

Temperature error analysis in the unipolar mode is straightforward: there is an offset drift and a gain drift. The offset drift (which comes from leakage currents and drift in the output amplifier (OA)) causes a linear shift in the transfer curve as shown in Figure 3. The gain drift causes a change in the slope of the curve and results from reference drift, DAC drift, and drift in  $R_{GAIN}$  relative to the DAC resistors.

#### **BIPOLAR RANGE ERRORS**

The analysis is slightly more complex in the bipolar mode. In this mode  $R_{BP}$  is connected to the summing node of the output amplifier (see Figure 2) to generate a current which, exactly balances the current of the MSB so that the output voltage is zero with only the MSB on.

Note that if the DAC and application resistors track perfectly, the bipolar offset drift will be zero even if the reference drifts. A change in the reference voltage, which causes a shift in the bipolar offset, will also cause an equivalent change in  $I_{REF}$  and thus  $I_{DAC}$ , so that  $I_{DAC}$  will always be exactly balanced by  $I_{BP}$ with the MSB turned on. This effect is shown in Figure 3. The net effect of the reference drift then is simply to cause a rotation in the transfer around bipolar zero. However, consideration of second order effects (which are often overlooked) reveals the errors in the bipolar mode. The unipolar offset drifts discussed before will have the same effect on the bipolar offset. A mismatch of R_{BP} to the DAC resistors is usually the largest component of bipolar drift, but in the AD DAC80 this error is held to 10ppm/°C max. Gain drift in the DAC also contributes to bipolar offset drift, as well as full scale drift, but again is held to 10ppm °C max.




Figure 2. Bipolar Configuration




Figure 3. Unipolar and Bipolar Drifts

# **Using the AD DAC80 Series**

#### POWER SUPPLY CONNECTIONS

For optimum performance power supply decoupling capacitors should be added as shown in the connection diagrams. These capacitors (1 $\mu$ F electrolytic recommended) should be located close to the AD DAC80. Electrolytic capacitors, if used, should be paralleled with 0.01 $\mu$ F ceramic capacitors for optimum high frequency performance.

#### **EXTERNAL OFFSET AND GAIN ADJUSTMENT**

Offset and gain may be trimmed by installing external OFF-SET and GAIN potentiometers. These potentiometers should be connected as shown in the block diagrams and adjusted as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9M $\Omega$  and 10M $\Omega$  resistors (20% carbon or better) should be located close to the AD DAC80 to prevent noise pickup. If it




Figure 4. External Adjustment and Voltage Supply Connection Diagram, Current Model

is not convenient to use these high-value resistors, a functionally equivalent "T" network, as shown in Figure 6 may be substituted in each case. The gain adjust (pin 23) is a high impedance point and a  $0.01\mu$ F ceramic capacitor should be connected from this pin to common to prevent noise pickup.

Offset Adjustment. For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the OFFSET potentiometer for zero output. For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage. Example: If the FULL SCALE RANGE is connected for 20 volts, the maximum negative output voltage is -10V. See Table II for corresponding codes.

Gain Adjustment. For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the GAIN potentiometer for this positive full scale voltage. See Table II for positive full scale voltages.




Figure 5. External Adjustment and Voltage Supply Connection Diagram, Voltage Model




Figure 6. Equivalent Resistances

Digital	Input	Analog Output								
12 Bit Res	solution	Volt	age*	Current						
MSB	LSB	0 to + 10V	±10V	0 to - 2mA	±1mA					
0000000 0111111 10000000 1111111 1LSB	1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	+ 9.9976V + 5.0000V + 4.9976V 0.0000V 2.44mV	+9.9951V 00000V -0.0049V -10.0000V 4.88mV	- 1.9995mA - 1.0000mA 0.488mA 0.0000mA - 0.9995mA	- 0.9995mA 0.0000mA + 1.000mA 0.488μA + 0.0005mA					

*To obtain values for other binary ranges 0 to + 5V range: divide 0 to + 10 values by 2;

± 5V range: divide ± 10V range values by 2; ± 2.5V range: divide ± 10V range values by 4.

#### **VOLTAGE OUTPUT MODELS**

Internal scaling resistors provided in the AD DAC80 may be connected to produce bipolar output voltage ranges of  $\pm 10$ ,  $\pm 5$ or  $\pm 2.5V$  or unipolar output voltage ranges of 0 to  $\pm 5$  or 0 to  $\pm 10V$  (see Figure 7).




Figure 7. Output Amplifier Voltage Range Scaling Circuit

Gain and offset drift are minimized in the AD DAC80 because of the thermal tracking of the scaling resistors with other device components. Connections for various output voltage ranges are shown in Table III. Settling time is specified for a full scale range change: 4 microseconds for a 10k $\Omega$  feedback resistor; 3 microseconds for a 5k $\Omega$  feedback resistor when using the compensation capacitor shown in Figure 1.

The equivalent resistive scaling network and output circuit of the current model are shown in Figures 8 and 9. External  $R_{LS}$ resistors are required to produce exactly 0 to -2V or  $\pm 1V$ output. TCR of these resistors should be  $\pm 100$  ppm/°C or less to maintain the AD DAC80 output specifications. If exact output ranges are not required, the external resistors are not needed.




Figure 8. Internal Scaling Resistors

Internal resistors are provided to scale an external op amp or to configure a resistive load to offer two output voltage ranges of  $\pm 1V$  or 0 to -2V. These resistors (R_{L1}: TCR = 20ppm/°C) are an integral part of the AD DAC80 and maintain gain and bipolar offset drift specifications. If the internal resistors are not used, external R_L (or R_F) resistors should have a TCR of  $\pm 25$ ppm/°C or less to minimize drift. This will typically add  $\pm 50$ ppm/°C + the TCR of R_L (or R_F) to the total drift.




Figure 9. AD DAC80 Current Model Equivalent Output Circuit

Output Range	Digital Input Codes	Connect Pin 15 to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	20	15	24
±5V	COB or CTC	18	20	N.C.	24
±2.5V	COB or CTC	18	20	20	24
0 to + 10V	CSB	18	21	N.C.	24
0 to + 5V	CSB	18	21	20	24
0 to + 10V	CCD	19	N.C.	15	24

Table III. Output Voltage Range Connections-Voltage Model AD DAC80

		Internal	1% Metal Film External	RL	Connection	S	Reference	Bipolar Offset		
Digital Output Input Codes Range	Resistance R _{LI}	Resistance R _{LS}	Connect Pin 15 to	Connect Pin 18 to	Connect Pin 20 to	Connect Pin 16 to	Connect Pin 17 to	R ₁		
CSB	0 to - 2V	0.968kΩ	210Ω	20	19&R _{LS}	15	24	Com 21	Between Pin 18 & Com 21	
COB or CTC	± 1V	1.2kΩ	249Ω	18	19	R _{LS}	24	15	Between Pin 20 & Com 21	
CCD	$0 \text{ to } \pm 2 \text{V}$	3kΩ	N/A	N.C.	21	N.C.	24	N.C.	NA .	

Table IV. Current Model Resistive Load Connections

#### DRIVING A RESISTIVE LOAD UNIPOLAR

A load resistance,  $R_L = R_{LI}$ , +  $R_{LS}$ , connected as shown in Figure 10 will generate a voltage range,  $V_{OUT}$ , determined by:

$$V_{OUT} = -2mA \quad \left(\frac{6.6k \times R_L}{6.6k + R_L}\right)$$
  
Where R_L max = 1.54kΩ

and  $V_{OUT}$  max = -2.5V

To achieve specified drift, connect the internal scaling resistor  $(R_{LI})$  as shown in Table IV to an external metal film trim resistor  $(R_{LS})$  to provide full scale output voltage range of 0 to -2V. With  $R_{LS} = 0$ ,  $V_{OUT} = -1.69V$ .




Figure 10. Equivalent Circuit AD DAC80-CBI-I Connected for Unipolar Voltage Output with Resistive Load

#### **DRIVING A RESISTOR LOAD BIPOLAR**

The equivalent output circuit for a bipolar output voltage range is shown in Figure 11,  $R_L = R_{LI} + R_{LS}$ . V_{OUT} is determined by:

 $V_{OUT} = \pm ImA \quad \left(\frac{R_L \times 3.22k}{R_L + 3.22k}\right)$ Where  $R_L max = 11.18k\Omega$ and  $V_{OUT} max = \pm 2.5V$ 

To achieve specified drift, connect the internal scaling resistors  $(R_{LI})$  as shown in Table IV for the COB or CTC codes and add an external metal film resistor  $(R_{LS})$  in series to obtain a full scale output range of  $\pm 1V$ . In this configuration, with  $R_{LS}$  equal to zero, the full scale range will be  $\pm 0.874V$ .

#### **DRIVING AN EXTERNAL OP AMP**

The current model AD DAC80 will drive the summing junction of an op amp used as a current to voltage converter to produce an output voltage. As seen in Figure 12,

 $V_{OUT} = I_{OUT} \times R_F$ 

where  $I_{OUT}$  is the AD DAC80 output current and  $R_F$  is the feedback resistor. Using the internal feedback resistors of the current model AD DAC80 provides output voltage ranges the




Figure 11. AD DAC80-CBI-I Connected for Bipolar Output Voltage with Resistive Load

same as the voltage model AD DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table V and Figure 12.





Figure 12. External Op Amp–Using Internal Feedback Resistors

#### **OUTPUT LARGER THAN 20V RANGE**

For output voltage ranges larger than  $\pm 10$  volts, a high voltage op amp may be employed with an external feedback resistor. Use I_{OUT} values of  $\pm 1$ mA for bipolar voltage ranges and -2mA for unipolar voltage ranges (see Figure 13). Use protection diodes when a high voltage op amp is used.

The feedback resistor,  $R_F$ , should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between  $R_F$  and the internal scaling resistor network. This will typically add 50ppm/°C +  $R_F$  drift to total drift.



FOR OUTPUT VOLTAGE SWINGS UP TO 140V p-p

Figure 13. External Op Amp–Using External Feedback Resistors

Output Range	Digital Input Codes	Connect A to	Connect Pin 17 to	Connect Pin 19 to	Connect Pin 16 to
±10V	COB or CTC	19	15	A	24
±5V	COB or CTC	18	15	N.C.	24
±2.5V	COB or CTC	18	15	15	24
0 to + 10V	CSB	18	21	N.C.	24
0 to + 5V	CSB	18	21	15	24

Table V. External Op Amp Voltage Mode Connections

. . <u>. .</u> .

#### MONOLITHIC MICROWAVE INTEGRATED: CIRCUIT DATASHEET

MSA-0104 Cascadable Monolithic Silicon Integrated Circuit Amplifier January, 1985 Summary

#### AVANTEK 04 PLASTIC PACKAGE

#### FEATURES

- Plastic Package
- Fully Cascadable (VSWR<2:1)
- 14 dB Gain at 1000 MHz


Avantek


- +5V Bias (External Bias Resistor Required)
- +1.5 dBm P_{1dB} @ 500 MHz
- Short Group Delay

#### DESCRIPTION


The MSA (Monolithic Silicon Amplifier) series is a family of silicon bipolar Monolithic Microwave Integrated circuits (MMICs) using nitride self-alignment, ion implantation for precise control of doping and nitride passivation for high reliability.

These MMICs use series and shunt feedback and exhibit very high uniformity from amplifer to amplifier. External blocking capacitors are required. Typical applications include narrow or broadband IF and RF amplifiers in industrial and commercial systems.









#### ELECTRICAL SPECIFICATIONS, $T_A = 25^{\circ}C$

Symbol	Parameters/Test Conditions	Typical Volts	Current (mA)	Freq. (GHz)	Units	Min.	Тур.	Max.
\$ ₂₁  ²	Insertion Power Gain	5.0	17.0	0.1	dB	17.0	19.0	
S ₂₁   ²	Insertion Power Gain	5.0	17.0	1.0	dB	<u> </u>	14.0	<u> </u>
VSWR	Freq. at VSWR=2:1	5.0	17.0		GHz		5	t
P _{1d} B	Output Power at 1 dB Gain Compression	5.0	17.0	0.5	dBm		1.5	<u> </u>
NF ₅₀	50Ω Noise Figure	5.0	17.0	0.5	dB	<u> </u>	5	<u> </u>
IP ₃	Third Order Intercept Point	5.0	17.0	0.5	dBm		15	
IP ₂	Second Harmonic Intercept Point	5.0	17.0	0.5	dBm		31.0	<u> </u>
^f 1dB	Frequency at -1dB Gain Point ¹	5.0	17.0		GHz	1	0.35	

Note 1 Frequency at which gain is 1 dB less than at 100 MHz.


#### **RECOMMENDED MAXIMUM RATINGS**

Parameter	Cont. Oper	Abs. Max.		
Power Supply Voltage	5.0 V	6.0 V		
Power Supply Current	20 mA	40 mA		
Case Temperature, Storage		150°C		
Continuous RF Input Power	+ 16 dBm	+20 dBm		
M.T.T.F. (Projected), Hrs.	1x10 ⁶	1x10 ⁴		


NOTES:

1. Operation of this device above any one of these parameters may shorten the MTTF from the design goals.

2. Operation of this device above any one of these parameters may cause permanent damage.




OUTPUT POWER AT 1dB GAIN COMPRESSION vs. CURRENT AND FREQUENCY





#### **TYPICAL SCATTERING PARAMETERS**

#### TYPICAL PERFORMANCE, TA = 25°C



OUTPUT POWER AT 1dB GAIN COMPRESSION AND NOISE FIGURE vs. CASE TEMPERATURE 1=17 mA, FREQ.=.5 GHz





				$V_{CE} = 5.0V,$	$l_c = 17 \text{ mA}$				
Freq.	S ₁	s ₁₁		^S 21		\$ ₁₂		S	2
MHz	Mag	Ang	dB	Mag	Ang	Mag	Ang	Mag	Ang
100.00	.045	131.6	18.8	8.775	170.3	.072	7.1	.046	-4.9
200.00	.068	112.5	18.7	8.583	160.8	.073	14.0	.051	-14.4
300.00	.086	94.1	18.4	8.282	152.4	.077	19.3	.046	-20.6
400.00	.106	82.1	18.0	7.943	146.1	.080	24.3	.046	-24.0
500.00	.120	72.5	17.4	7.383	138.6	.084	29.2	.043	-42.7
600.00	.128	66.4	16.9	7.029	131.5	.089	32.6	.043	-41.5
700.00	.132	59.3	16.5	6.676	125.7	.095	36.0	.041	-62.8
800.00	.140	55.1	15.7	6.089	120.4	.100	39.1	.036	-63.9
900.00	.142	52.1	15.3	5.836	115.1	.106	41.2	.039	-81.0
1000.00	.141	46.2	14.8	5.530	112.3	.113	43.0	.033	-93.2
1100.00	.142	46.0	14.2	5.121	107.2	120	44.6	.040	-97.4
1200.00	.135	42.3	13.8	4.881	103.7	.120 .127	46.3	.040	- 120.8
1300.00	.135	41.3	13.3	4.631	99.7	.133	47.5	.041	-117.6
1400.00	.125	40.8	12.8	4.374	96.3	.141	48.2	.047	-132.8
1500.00	.117	39.7	12.4	4.166	93.1	.146	49.7	.047	-140.1
1600.00	.112	40.1	11.9	3.964	90.2	.153	49.0	.056	-142.6
1700.00	.102	39.6	11.6	3.803	87.2	.163	49.9	.061	-153.1
1800.00	.094	37.9	11.2	3.631	83.9	.168	50.9	.065	-156.0
1900.00	.087	39.2	10.8	3.473	81.4	.174	51.1	.073	-162.3
2000.00	.085	43.1	10.3	3.273	82.1	.173	53.6	.072	-159.8
2100.00	.064	39.7	10.0	3.167	76.8	.187	51.2	.083	-170.5
2200.00	.045	52.6	9.5	2.982	71.8	.195	47.3	.069	-171.8
2300.00	.050	63.9	9.8	3.076	69.6	.209	48.0	.081	-155.9
2400.00	.050	69.3	9.4	2.971	69.4	.209	50.1	.105	-168.5
2500.00	.044	89.0	9.3	2.908	69.1	.218	51.4	.109	-168.5
2600.00	.055	98.0	8.6	2.693	70.0	.218		.123	-176.1
2700.00	.055	102.9	8.3	2.593	64.2	.211	53.5 49.5	.123	-172.5
2800.00	.059	113.6	7.7	2.442	57.9	.221	46.3	139	-176.0
2900.00	.090	126.3	8.3	2.589	52.8	.237	42.2	.159	-172.7
3000.00	.084	125.8	8.1	2.529	54.8	.251	42.2	.159	-174.7

Avantek Monolithic Microwave Integrated circuit Data Sheet MSA-0204 Cascadable Monolithic Silicon Integrated Circuit Amplifier February, 1985 Summary

#### AVANTEK 04 PLASTIC PACKAGE

GROUND


#### FEATURES

- Plastic Package
- Fully Cascadable (VSWR <2:1)
- 12.0 dB Gain at 500 MHz
- +5V Bias (External Bias Resistor Required)
- +4.0 dBm P_{1dB} @ 500 MHz
- Short Group Delay

#### DESCRIPTION


The MSA (Monolithic Silicon Amplifier) series is a family of silicon bipolar Monolithic Microwave Integrated circuits (MMICs) using nitride self-alignment, ion implantation for precise control of doping and nitride passivation for high reliability.


These MMICs use series and shunt feedback and exhibit very high uniformity from amplifier to amplifier. External blocking capacitors are required. Typical applications include narrow or broadband IF and RF amplifiers in industrial and commercial systems.



**TYPICAL GAIN vs. FREQUENCY** 

TA = 25°C, 1 = 25 mA





#### ELECTRICAL SPECIFICATIONS, T_A = 25°C

Symbol	Parameters/Test Conditions	Typical Volts	Current (mA)	Freq. (GHz)	Units	Min.	Тур.	Max
S21 2	Insertion Power Gain	5.0	25.0	0.5	dB	10.0	12.0	-
S21 2	Insertion Power Gain	5.0	25.0	1.0	dB	_	11.0	
VSWR	Freq. at VSWR = 2:1	5.0	25.0	-	GHz	_	3.0	_
PidB	Output Power at 1 dB Gain Compression	5.0	25.0	0.5	dBm	_	40	-
NF50	5011 Noise Figure	5.0	25.0	0.5	dB		6.0	
IP ₃	Third Order Intercept Point	5.0	25.0	0.5	dBm		16.0	
HP ₂	Second Harmonic Intercept Point	5.0	25.0	0.5	dBm		31.0	·
fidB	Frequency at -1dB Gain Point1	5.0	25.0		GHz	-	0.8	·

Note 1 Frequency at which gain is 1 dB less than at 100 MHz


#### **RECOMMENDED MAXIMUM RATINGS**

Parameter	Cont. ¹ Oper.	Abs. ² Max.
Power Supply Voltage	5.0V	6.0V
Power Supply Current	30 mA	60 m A
Continuous RF Input Power	+16 dBm	+20 dBm
Storage Temperature	-	150° C
M.T.T.F. (Projected)	1x10 ⁶ Hrs.	1x10 ⁴ Hrs
Thermal Resistance, Oic	_	150° C/W


Notes:

1. Operation of this device above any one of these parameters may shorten the MTTF from the design goals.


 Operation of this device above any one of these parameters may cause permanent damage.





TYPICAL PERFORMANCE, TA=25°C




OUTPUT POWER AT 1dB GAIN COMPRESSION AND NOISE FIGURE vs. CASE TEMPERATURE 1=25 mA, FREQ. = 500 MHz









#### **TYPICAL SCATTERING PARAMETERS***

 $V_{CE} = 5V, I_{C} = 25 \text{ mA}$ 

Freq	S	11	S ₂₁		S	12	S	22	
MHz	Mag	Ang	dB	Ang	dB	Ang	Mag	Ang	
100.00	.040	151.5	11.111	173.4	17.968	2.0	.184	-6.2	
500.00	.077	96.9	10.611	149.0	17.686	7.4	.174	-29.0	
1000.00	.117	66.4	10.028	120.2	16.736	11.7	.159	-57.6	
1200.00	.127	59.3	9,496	109.1	16.340	13.5	.150	-68.4	
1400.00	.132	52.4	9.091	100.6	15.763	13.9	.144	-81.3	
1600.00	.136	48.4	8.616	90.7	15.337	14.9	.137	-93.2	
1800.00	.134	44.7	8.347	81.1	14.822	13.7	.133	-105.8	
2000.00	.129	45.1	7.886	72.0	14.399	13.4	.132	-118.4	
2200.00	.121	42.5	7.601	63.4	13.848	11.6	.134	-131.5	
2400.00	.120	46.5	7,171	56.0	13,565	11.0	.135	-141.5	
2600.00	.120	40.5	6.859	47.5	13.025	8.6	.139	-152.6	
2800.00	.116	56.4	6.363	40.7	12.880	6.8	.146	-162.8	
3000.00	.117	62.6	6.089	33.0	12,340	5.1	.154	171.4	

MSA-0304 Cascadable Monolithic Silicon Integrated Circuit Amplifier February, 1985 Summary

#### AVANTEK 04 PLASTIC PACKAGE

GROUND


#### **FEATURES**

- Plastic Package
- Fully Cascadable (VSWR <2:1)
- 12.0 dB Gain at 500 MHz
- +5V Bias (External Bias Resistor Required)
- +10.0 dBm P_{1dB} @ 500 MHz
- Short Group Delay

#### DESCRIPTION

The MSA (Monolithic Silicon Amplifier) series is a family of silicon bipolar Monolithic Microwave Integrated circuits (MMICs) using nitride self-alignment, ion implantation for precise control of doping and nitride passivation for high reliability.

These MMICs use series and shunt feedback and exhibit very high uniformity from amplifier to amplifier. External blocking capacitors are required. Typical applications include narrow or broadband IF and RF amplifiers in industrial and commercial systems.



#### .030_ DIA .76 .030 **RF INPUT RF OUTPUT** Ŧ & BIAS .169 MIN .038 4.29 96 **4 PLCS** GROUND .488 MIN 12.39 2 PLCS .020 .100 .51 2.54 .006±.001 .145 .15±.02 3.68 NOTES (UNLESS OTHERWISE SPECIFIED) 1 DIMENSIONS ARE IN IN 010 2. TOLERANCES R. -C +7-+15V TYPICAL BIASING CONFIGURATION RFC (OPTIONAL) े **०**७т 5 ÖV

#### ELECTRICAL SPECIFICATIONS, TA = 25° C

Symbol	Parameters/Test Conditions	Typical Volts	Current (mA)	Freq. (GHz)	Units	Min.	Тур.	Max.
S21 2	Insertion Power Gain	5.0	35.0	0.5	dB	10.0	12.0	
S21 2	Insertion Power Gain	5.0	35.0	1.0	dB	_	11.0	I _
VSWR	Freq. at VSWR = 2:1	5.0	35.0	_	GHz		3.0	
PidB	Output Power at 1 dB Gain Compression	5.0	35.0	0.5	dBm	_	10.0	- 1
NF50	50() Noise Figure	5.0	35.0	0.5	dB	—	6.0	
IP ₃	Third Order Intercept Point	5.0	35.0	0.5	dBrn	_	23.0	i —
HP ₂	Second Harmonic Intercept Point	5.0	35.0	0.5	dBm		39.0	i —
fidB	Frequency at -1dB Gain Point1	5.0	35.0	-	GHz	_	0.9	

Note 1. Frequency at which gain is 1 dB less than at 100 MHz


#### **RECOMMENDED MAXIMUM RATINGS**

Parameter	Cont. ¹ Oper.	Abs. ² Max.
Power Supply Voltage	5.0V	6.0V
Power Supply Current	40 mA	80 mA
Continuous RF Input Power	+16 dBm	+20 dBm
Storage Temperature	-	150° C
M.T.T.F. (Projected)	1x106 Hrs.	1x10 ⁴ Hrs
Thermal Resistance, Ojc =		150° C/W


Notes:
 Operation of this device above any one of these parameters may shorten the MTTF from the design goals.
 Operation of this device above any one of these parameters may

cause permanent damage.






OUTPUT POWER AT 1dB GAIN COMPRESSION AND NOISE FIGURE vs. CASE TEMPERATURE I = 35 mA, FREQ. = 500 MHz



TEMPERATURE, °C


INSERTION POWER GAIN AT 0.5 GHz ( S21²) vs. CURRENT 15 10 IS2,I? dB 0 10 20 30 40 50 60 I, mA

OUTPUT POWER AT 1dB GAIN COMPRESSION vs. CURRENT AND FREQUENCY



VSWR vs. CURRENT FREQUENCY = 1.0 GHz

3.0



#### **TYPICAL SCATTERING PARAMETERS***

					-	VCE = 5 V, IC = 3	5 mA				
Freq.	S	511			S	21	S	12	S ₂₂		
MHz	Mag e,	1	Ang	der.	dB	Ang	dB	Ang	Mag	Ang	2
100.00		1.7	166.1	1.19	12.754	174.0	18,572	3.1	17.05.141 6	-15.0 - 7.9.	1.3
500.00		5.1	135.0	: 12	12:329	148.9	18.156	8.9	17. + .139	-55.7	1.
1000.00	22.3.077 47.4	7.1	106.4	1.17	11.724	119.6	17.075	14.1	.165	-100.3 -15.2	1.4
1200.00	.075		101.9		11.193	108.1	16.615	15.9	.176	-116.4	
1400.00	.070		99.9		10.737	99.3	15.966	16.5	.190	-129.5	
1600.00	.069		102.1		10.262	89.1	15.482	17.3	.204	-142.5	
1800.00	.068		108.7		9.921	79.4	14.914	16.1	.219	-152.8	
2000.00	.075		119.0		9.471	69.8	14.455	15.3	.233	-164.0	
2200.00	.088		123.8		9.137	60.8	13.848	13.1	.248	-173.4	
2400.00	.108		127.4		8.617	53.3	13.606	12.2	.261	178.0	
2600.00	.130		128.2		8.281	44.5	13.021	9.6	.273	169.4	
2800.00	.159		126.9		7.685	37.6	12.923	7.3	.285	162.7	
3000.00	.191		126.0		7.364	29.6	12.402	4.9	.302	155.8	


#### LM117, LM217, LM317


#### 3-TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR The LM117/217/317 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 1.5 A over an output

SILICON MONOLITHIC INTEGRATED CIRCUIT

LM117 LM217


LM317







face connect Heatsink to Pin 2



ORDERING INFORMATION

Device	Temperature Range	Package
LM117H	T_ = -55°C to +150°C	Metal Can
LM117K	T_ = -55°C to +150°C	Metal Power
LM217H	T_ = -25°C to +150°C	Metal Can
LM217K	T1 = -25°C to +150°C	Metal Power
LM317H	TJ = 0°C to +125°C	Metal Can
LM317K	T_ = 0°C to +125°C	Metal Power
LM317T	T_ = 0°C to +125°C	Plastic Power

MAXIMUM	RATINGS
	Rating
Incus Queen	Voltage Differential

Input-Output Voltage Differential	VI-VO	40	Vdc
Power Dissipation	PD	Internally Limited	
Operating Junction Temperature Range LM117 LM217 LM317	τJ	-55 to +150 -25 to +150 0 to +125	°C
Storage Temperature Range	Tstg	-65 to +150	°c

Symbol Value Unit

ELECTRICAL CHARACTERISTICS (V₁ - V₀ = 5 V; I₀ = 0.5 A for K and ⁴ package; I₀ = 0.1 A for H package; T_J = T_{low} to Thigh [see Note 1] : I_{max} and P_{max} per Note 2; unless otherwise specified.]

Figure									
	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
1	Regline	-	0.01	0.02	-	0.01	0.04	%/V	
2	Benned								
•	riegioad								
		-	5	15	-	5	25	mV	
		-	0.1	0.3	-	0.1	0.5	%Vo	
3	lAdi		50	100	-	50	100	μA	
1.2								μA	
	- 40								
		-	0.2	5	-	0.2	5		
3	Veet							v	
		1.20	1.25	1.30	1.20	1.25	1.30		
1	Regime							%/V	
	Junié	-	0.02	0.05	-	0.02 /	0.07		
2	Regload								
		-	20		-			mV	
		-	0.3	1	-		1.5	%vo	
3	TS	-	0.7	-	-	0.7	-	%Vo	
3	Lmin							mA	
		-	3.5	5	-	3.5	10		
3	Imax							A	
		0.5	0.8	-	0.5	0.8	-		
		0.05			0.15	0.4	-		
					0.10				
	-	-	0.07					%Vo	
-	n l		0.003	-	-	0.003	-		
-	00							dB	
•	1	-	65	-	-	65	-		
		66	80	-	66	80	-		
								%/1.0k Hrs	
3		-	0.3	1	-	0.3	1	1	
	Burn							°C/W	
-	Te JC	-	12	15	-	12	15		
		-			-	2.3	3	1	
		-	-	-	-	5	-		
	1, 2 3 1 2 3 3 3	2 Regload 3 IAdj 1, 2 AlAdj 3 Vref 1 Regling 2 Regload 3 Ts 3 ILmin 3 Imax - N 4 RR 3 S	2         Regiond         -           3         I Agj         -           1, 2         Al Agj         -           3         Vref         -           3         Vref         -           2         Regiong         -           3         Vref         -           3         Ts         -           3         Ts         -           3         Imax         -           3         Imax         1.5           0.5         0.25         -           -         N         -           4         RR         -           68         3         S         -           -         Røjc         -	-         0.01           2         Regioad         -         50           3         IAgj         -         50           1, 2         ΔIAgj         -         50           1, 2         ΔIAgj         -         0.2           3         Vref         -         0.2           3         Vref         -         0.02           2         Regine         -         0.02           2         Regine         -         0.02           2         Regine         -         0.02           3         T5         -         0.7           3         ILmin         -         3.5           3         Imax         -         0.07           -         N         -         0.003           4         RR         -         65           3         S         -         0.3           -         N         -         0.003           4         RR         -         0.3           -         RejJC         -         12           -         2.3         -         2.3	-         0.01         0.02           2         Regioad         -         5         15           -         0.1         0.3         0.3         100           3         IAdj         -         50         100           1.2         ôIAdj         -         0.2         5           3         Vref         -         0.2         5           3         Vref         -         0.02         0.05           2         Regiond         -         0.02         50           3         TS         -         0.02         50           3         TS         -         0.7         -           3         ILmin         -         3.5         5           3         Imax         1.5         2.2         -           0.25         0.4         -         -         0.003         -           -         N         -         0.003         -         -           -         N         -         0.003         -         -           -         N         -         0.3         1         -           -         N         -         0.3 </td <td>-         0.01         0.02         -           2         Regioad         -         5         15         -           3         IAdj         -         50         100         -           3         IAdj         -         50         100         -           1.2         ΔIAdj         -         0.2         5         -           3         Vref         -         0.2         5         -           3         Vref         -         0.02         0.05         -           2         Regioad         -         -         0.03         1         -           3         TS         -         0.7         -         -         -           3         TS         -         0.7         -         -           3         ILmin         -         3.5         5         -           3         Imax         -         3.5         5         -           3         Imax         -         0.003         -         -           3         Imax         -         0.003         -         -           -         N         -         0.003</td> <td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td> <td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td>	-         0.01         0.02         -           2         Regioad         -         5         15         -           3         IAdj         -         50         100         -           3         IAdj         -         50         100         -           1.2         ΔIAdj         -         0.2         5         -           3         Vref         -         0.2         5         -           3         Vref         -         0.02         0.05         -           2         Regioad         -         -         0.03         1         -           3         TS         -         0.7         -         -         -           3         TS         -         0.7         -         -           3         ILmin         -         3.5         5         -           3         Imax         -         3.5         5         -           3         Imax         -         0.003         -         -           3         Imax         -         0.003         -         -           -         N         -         0.003	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

NOTES: (1) Tiow = -55°C for LM117 Thigh = +150°C for LM117 - +150°C for LM217 -25°C for LM217 = 0°C for LM317 = +125°C for LM317 (2) Imax = 1.5 A for K (TO-3) and T (TO-220) Packages - 0.5 A for H (TO-39) Package Pmax = 20 W for K (TO-3) and T (TO-220) Packages = 2 W for H (TO-39) Package

(3) Load and line regulation are specified at constant junction temperature. Changes in VO due to heating


effects must be taken into account separately. Pulse testing with low duty cycle is used. (4) Selected devices with tightened tolerance reference

voltage available. (5) CADJ, when used, is connected between the

adjustment pin and ground. (6) Since Long Term Stability cannot be measured on

- each device before shipment, this specification is an engineering estimate of average stability from lot to
- lot

STANDARD APPLICATION LM117 R, 240 Adi . diust .. C_{in} 0.1 µF C. R., = * = Cin is required if regulator is located an appreciable distance from power supply filter ** = Co is not needed for stability, however it does improve transient



3-TERMINAL ADJUSTABLE

OUTPUT POSITIVE VOLTAGE REGULATOR

voltage range of 1.2 V to 37 V. These voltage regulators are excep-

tionally easy to use and require only two external resistors to set the

output voltage. Further, they employ internal current limiting, thermal shutdown and safe area compensation, making them essen-

The LM117 series serve a wide variety, of applications including

local, on card regulation. This device also makes an especially

simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment

and output, the LM117 series can be used as a precision current

• Output Current in Excess of 1.5 Ampere in TO-3 and TO-220

Internal Short-Circuit Current Limiting Constant with Temperature

• Output Current in Excess of 0.5 Ampere in TO-39 Package

 Output Adjustable between 1.2 V and 37 V Internal Thermal Overload Protection

Output Transistor Safe-area Compensation

Eliminates Stocking Many Fixed Voltages

• Floating Operation for High Voltage Applications • Standard 3-lead Transistor Packages

tially blow-out proof.

Packages

regulator.

1 µF

#### LM117, LM217, LM317







FIGURE 7 - ADJUSTMENT PIN CURRENT



VI - VO, INPUT - OUTPUT VOLTAGE DIFFERENTIAL (Vdc)






-50 -25 0 25 50 75 100 125 150 T_J, JUNCTION TEMPERATURE (°C)

-50 -25 0 25 50 75 100

TJ. JUNCTION TEMPERATURE (C)

125 150



20






30

VI - VO. INPUT - OUTPUT VOLTAGE DIFFERENTIAL (Vdc)

40



LM117, LM217, LM317



#### FIGURE 12 - RIPPLE REJECTION VS. OUTPUT CURRENT




FIGURE 13 - RIPPLE REJECTION VS. FREQUENCY







FIGURE 14 - OUTPUT IMPEDANCE






#### FIGURE 15 - LINE TRANSIENT RESPONSE







2 70

Adi

65

60

55

35

1.220

-75

#### LM117, LM217, LM317

#### APPLICATIONS INFORMATION

#### BASIC CIRCUIT OPERATION

The LM117 is a 3-terminal floating regulator. In operation, the LM117 develops and maintains a nominal 1.25 volt reference ( $V_{ref}$ ) between its output and adjustment terminals. This reference voltage is converted to a programming current ( $I_{PROG}$ ) by R1 (see Figure 17), and this constant current flows through R2 to ground. The regulated output voltage is given by:


#### $V_{out} = V_{ref} (1 + \frac{R2}{R1}) + I_{Adj} R2$

respect to ground is possible.

Since the current from the adjustment terminal ( $I_{Adj}$ ) represents an error term in the equation, the LM117 was designed to control  $I_{Adj}$  to less than 100 µA and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise. Since the LM117 is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with

FIGURE 17 - BASIC CIRCUIT CONFIGURATION



#### LOAD REGULATION

The LM117 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R11) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

#### EXTERNAL CAPACITORS

A 0.1  $\mu$ F disc or 1  $\mu$ F tantalum input bypass capacitor (C_{in}) is recommended to reduce the sensitivity to input line impedance.


The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor  $(C_{AQ,J})$  prevents ripple from being amplified as the output voltage is increased. A 10  $\mu$ F capacitor should improve ripple rejection about 15dB at 120 Hz in a 10 volt application. Although the LM117 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance  $(C_0)$  in the form of a 1  $\mu$ F tantalum or 25  $\mu$ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

#### **PROTECTION DIODES**

When external capacitors are used with any I.C. regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 18 shows the LM117 with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values (Co $\geq$ 25  $\mu$ F, Co,D $\geq$ 2 or  $\mu$ F). Diode D1 prevents C0 from discharging thru the 1.C. during an input short circuit. Diode D2 protects against capacitor CADJ discharging through the 1.C. during an output short circuit. The combination of diodes D1 and D2 prevents CADJ from discharging through the 1.C. during an input short circuit.













FIGURE 20 - ADJUSTABLE CURRENT LIMITER




#### FIGURE 22 - SLOW TURN-ON REGULATOR





D1 protects the device during an input short circuit FIGURE 23 - CURRENT REGULATOR



#### **Advance Information**

#### **3-TERMINAL ADJUSTABLE** OUTPUT POSITIVE VOLTAGE REGULATOR


The LM117L/217L/317L are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 100 mA over an output voltage range of 1.2 V to 37 V. These voltage regulators are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current limiting, thermal shutdown and safe area compensation, making them essentially blow-out proof.

The LM117L series serves a wide variety of applications including local, on card regulation. This device also makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM117L series can be used as a precision current regulator.

Output Current in Excess of 100 mA


4


- Output Adjustable Between 1.2 V and 37 V
- Internal Thermal Overload Protection
- Internal Short-Circuit Current Limiting
- Output Transistor Safe Area Compensation
- Floating Operation for High Voltage Applications
- Standard 3-Lead Transistor Packages
- Eliminates Stocking Many Fixed Voltages



This is advance information and specifications are subject to change without notice.

LM117L LM217L LM317L





#### ORDERING INFORMATION Device Temperature Range Package LM117LH TJ = -55°C to +150°C Metal Can LM217LH Tj = -25°C to +150°C Metal Can LM317LH TJ = 0°C to +125°C Metal Can LM317LZ TJ = 0°C to +125°C Plastic

LM117L, LM217L, LM317L

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Input-Output Voltage Differential	VI-VO	40	Vdc	
Power Dissipation	PD	Internally Limited		
Operating Junction Temperature Range LM117L LM217L LM317L	τJ	-55 to +150 -25 to +150 0 to +125	°C	
Storage Temperature Range	Tstg	-65 to +150	°C	

#### ELECTRICAL CHARACTERISTICS

Pmax = 2 W for H (TO-39) Package = 625 mW for Z (TO-92) Package

(3) Loed and line regulation are specified at constant

junction temperature. Changes in Vo due to heating

(2) Imax = 100 mA

			LN	1117L/21	7L	LM317L			
Characteristic	Figure	Symbol	Min	Тур	Max	Min	Typ	Max	Unit
Line Regulation (Note 3) $T_A = 25^{\circ}C, 3 \vee < V_1 - V_0 < 40 \vee$	1	Regline	-	0.01	0.02	-	0.01	0.04	%/V
Load Regulation (Note 3) T _A = 25 ^o C, 5 mA < 1 _O < 1 _{max} V _O < 5 V	2	Regioad	-	5	15	-	5	25	mV
V0 > 5 V			-	0.1	0.3	-	0.1	0.5	×vo
Adjustment Pin Current	3	^I Adi	-	50	100	-	50	100	μA
Adjustment Pin Current Change $2.5 \vee \leq \vee_1 - \vee_0 \leq 40 \vee$ $5 \text{ mA} \leq  L \leq  max, PD \leq Pmax$	1, 2	۵۱Adj	-	0.2	5	-	0.2	5	Αų
Reference Voltage (Note 4) 3 V < V1 - V0 < 40 V	3	Vret	1.20	1.25	1.30	1.20	1.25	1.30	v
5 mA < IQ < I _{max} , P _D < P _{max} Line Regulation (Note 3) 3 V < V1 - V _D < 40 V	1	Regline	-	0.02	0.05	-	0.02	0.07	%/V
Loed Regulation (Note 3) 5 mA < IO < Imax	2	Regload							
V0 < 5 V V0 > 5 V			-	20 0.3	50 1	-	20 0.3	70 1.5	™V %VO
Temperature Stability (Tlow < TJ < Thigh)	3	TS	-	0.7	-	-	0.7	-	*vo
Minimum Load Current to Maintain Regulation (VI – VO = 40 V)	3	Lmin	-	3.5	5	-	3.5	5	mA
Maximum Output Current $V_1 - V_0 \le 20V, P_D \le P_{max}$ H Package	3	Imex				100	200	-	mA
V ₁ - V ₀ < 6.25 V, P _D < P _{max} Z Package V ₁ - V ₀ = 40 V, P _D < P _{max} , T _A = 25 ^o C			100 100	200 200	-	100	200	-	
H Package Z Package			-	50 20	-	-	50 20	-	nA
RMS Noise, % of V _O T _A = 25 ^o C, 10 Hz $\leq$ f $\leq$ 10 KHz	-	N	-	0.003	-	-	0.003	-	*vo
Ripple Rejection, V _O = 10 V, f = 120 Hz (Note 5) Without C _{ADJ} C _{ADJ} = 10 µF	•	RR	-	65 80	-	-	65 80	-	dB
Long Term Stability, TJ = Thigh (Note 6) TA = 25 ^o C for Endpoint Measurements	3	s	-	0.3	1	-	0.3	1	%/1.0k H
Thermal Resistance Junction to Case H Package (TO-39) Z Package (TO-92)	-	Røjc	-	40	-	-	40 160	-	°C/W

(VI - VO = 5 V; IO = 40 mA; TJ = Tlow to Thigh [see Note 1]; Imax and Pmax per Note 2; unless otherwise specified.)

NOTES:	(1) Tiow = -55°C for LM117L	Thigh = +150°C for LM117L	effects must be taken into account separately. Pulse
	25°C for LM217L		testing with low duty cycle is used.
	= 0°C for LM317L	- +125°C for LM317L	(4) Selected devices with tightened tolerance reference

voltage available. (5) CADJ, when used, is connected between the

adjustment pin and ground.


(6) Since Long Term Stability cannot be measured on each device before shipment, this specification is an


ing estimate of average stability from lot to engi lot.


À

#### LM117L, LM217L, LM317L

#### LM117L, LM217L, LM317L










FIGURE 7 - CURRENT LIMIT

4






FIGURE 11 - LINE REGULATION





4

4-28

#### LM117L, LM217L, LM317L


#### APPLICATIONS INFORMATION

#### BASIC CIRCUIT OPERATION

The LM117L is a 3-terminal floating regulator. In operation, the LM117L develops and maintains a nominal 1.25 volt reference ( $V_{ref}$ ) between its output and adjustment terminals. This reference voltage is converted to a programming current (IpROG) by R1 (see Figure 13), and this constant current flows through R2 to ground. The regulated output voltage is given by:

Since the current from the adjustment terminal (IAdj) represents an error term in the equation, the LM17L was designed to control IAdj to less than 100 µA and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise. Since the LM17L is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to oround is possible

FIGURE 13 - BASIC CIRCUIT CONFIGURATION



#### LOAD REGULATION

The LM117L is capable of providing extremely good load regulation, but a few precentions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

#### EXTERNAL CAPACITORS

A 0.1  $\mu$ F disc or 1  $\mu$ F tantalum input bypass capacitor (C_{in}) is recommended to reduce the sensitivity to input line impedance.


The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (CADJ) prevents ripple from being amplified as the output voltage is increased. A 10  $\mu$ F capacitor should improve ripple rejection about 15dB at 120 Hz in a 10 volt application. Although the LM17L is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (C₀) in the form of a 1  $\mu$ F tantalum or 25  $\mu$ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

#### PROTECTION DIODES


When external capacitors are used with any I.C. regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.


Figure 14 shows the LM117L with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ( $C_0 > 10 \ \mu F, CADJ > 5 \ \mu F$ ). Diode D₁ prevents C₀ from discharging thru the 1.C. during an input short circuit. Diode D₂ protects against capacitor CADJ discharging through the 1.C. during an output short circuit. The combination of diodes D1 and D2 prevents CADJ from discharging through the 1.C. during an input short circuit.
















FIGURE 17 - SLOW TURN-ON REGULATOR





4



# National Semiconductor LM137/LM237/LM337 3-Terminal Adjustable **Negative Regulators**

#### **General Description**

The LM137/LM237/LM337 are adjustable 3-terminal negative voltage regulators capable of supplying in excess of -1.5A over an output voltage range of -1.2V to -37V. These regulators are exceptionally easy to apply, requiring only 2 external resistors to set the output voltage and 1 output capacitor for frequency compensation. The circuit design has been optimized for excellent regulation and low thermal transients. Further, the LM137 series features internal current limiting, thermal shutdown and safe area compensation, making them virtually blowout-proof against overloads.

The LM137/LM237/LM337 serve a wide variety of applications including local on-card regulation, programmable-output voltage regulation or precision current regulation. The LM137/LM237/LM337 are ideal complements to the LM117/LM217/LM317 adjustable positive regulators.

#### Features

- Output voltage adjustable from -1.2V to -37V
- 1.5A output current guaranteed, -55°C to +150°C


### **Voltage Regulators**


- Line regulation typically 0.01%/V
- Load regulation typically 0.3%
- Excellent thermal regulation, 0.002%/W
- 77 dB ripple rejection
- Excellent rejection of thermal transients
- 50 ppm/°C temperature coefficient
- Temperature-independent current limit
- Internal thermal overload protection
- 100% electrical burn-in
- Standard 3-lead transistor package

#### LM137 Series Packages and Power Capability

DEVICE	PACKAGE	RATED POWER DISSIPATION	DESIGN LOAD CURRENT
LM137	TO-3	20W	1.5A
LM237 LM337	TO-39	2W	0.5A
LM337T	TO-220	15W	1.5A
LM337M	TO-202	7.5W	0.5A
LM337LZ	TO-92	0.62W	0.1A

#### **Typical Applications**





[†]C1 = 1  $\mu$ F solid tantalum or 10  $\mu$ F aluminum electrolytic required for stability. Output capacitors in the range of 1  $\mu$ F to 1000  $\mu$ F of aluminum or tan-talum electrolytic are commonly used to provide improved output impedance and rejection of transients.

*C2 = 1 µF solid tantalum is required only if regulator is more than 4" from power-supply filter capacitor



Absolute Maximum Ratings		
Power Dissipation Input-Output Voltage Differential Operating Junction Temperature Range LM137 LM237 LM237	Internally limited 40V -55°C to +150°C -25°C to +150°C 0°C to +125°C	
LM337 Storage Temperature Lead Temperature (Soldering, 10 seconds)	-65°C to +150°C 300°C	
Preconditioning Burn-In in Thermal Limit Electrical Characteristics (Note 1)	100% All Devices	

#### actrical Characteristics (Note 1)

		LM	137/LM2	37		UNITS		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	0.4113
ine Regulation	$T_A = 25^{\circ}C$ , $3V \le  V_{IN} - V_{OUT}  \le 40V$ (Note 2)		0 01	0 02		0 01	0 04	•. V
oad Regulation	T _A = 25 C, 10 mA ≤ I _{OUT} ≤ I _{MAX} IV _{OUT} I ≤ 5V, (Note 2) IV _{OUT} > 5V, (Note 2)		15 0 3	25 0.5		15 0 3	50 1 0	V
hermal Regulation	T _A = 25°C. 10 ms Pulse		0 002	0 0 2		0 003	0.04	4. W
Adjustment Pin Current								
Adjustment Pin Current Change	10 mA < IL < IMAX 3.0V < VIN - VOUT < 40V, TA = 25 C		2	5		2	5	LA
Reference Voltage	TA = 25°C = (Note 3) 3 ≤ !VINVOUT: ≤ 40V, (Note 3) 10 mA ≤ IOUT ≤ !MAX, P ≤ PMAX	1.225 1 200	1.250 1.250	1.275 1 300	1.213 1.200	1 250 1 250	1 287	v
ine Regulation	3V ≤ (VIN VOUT < 40V, (Note 2)		0 02	0 05		0 02	0.07	°- V
oad Regulation	10 mA ≤ I _{OUT} ≤ I _{MAX} , (Note 2)  V _{OUT}   ≤ 5V  V _{OUT}   ≥ 5V		20 0 3	50 1		20 0 3	70 1.5	mV to
Cemperature Stability	TMINSTISTMAX		0.6			06		٩,
	VIN-VOUT SAOV		2.5	5		25	10	mΛ
Ainimum Load Current	IVIN - VOUT: ≤ 10V		1.2	3		1.5	6	mA
Current Limit	IVIN - VOUTI < 15V K and T Package H and P Package	15 05	2.2 0.8		1.5 0.5	2 2 0 8		A
	VIN VOUT = 40V, Tj = 25°C K and T Package	0.24	0.4		0.15	04		A
	H and P Package	0.15	0.17		0.10	0 17		A
AMS Output Noise, % of VOUT	TA - 25°C, 10 Hz < 1 < 10 kHz		0 003			0 003		%
Ripple Rejection Ratio	VOUT 10V. f = 120 Hz		60			60		dB
interesting in the second s	$C_{ADJ} = 10  \mu F$	66	77		66	77		dB
ong Term Stability	TA = 125°C, 1000 Hours		0.3	1		03	1	~
Thermal Resistance, Junction to Case	H Package		12	15		12	15	CW
	K Package		2.3	3		23	3	°C.W
	T Package					4		°C/W
	P Package					12		L C W

Note 1: Unless otherwise specified, these specifications apply  $-55^{\circ}$ C  $\leq$  T₁  $\leq$  +150°C for the LM137,  $-25^{\circ}$ C  $\leq$  T₁  $\leq$  +150°C for the LM237, 0°C  $\leq$  T₁  $\leq$  +125°C for the LM337; V_{IN} - V_{OUT} = 5V; and I_{OUT} = 0.1A for the TO-39 and TO-202 packages and I_{OUT} = 0.5A for the TO-3 and TO-202 packages. Although power dissipation is internally limited, these specifications are applicable for power dissipation. sipations of 2W for the TO-39 and TO-202 and 20W for the TO-3 and TO-220. IMAX is 1.5A for the TO-3 and TO-220 packages, and 0.5A for the TO-202 package and 0.2A for the TO-39 package.


Note 2: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output volt-age due to healing effects are covered under the specification for thermal regulation. Load regulation is measured on the output pin at a point 1/8" below the base of the TO-3 and TO-39 packages.

Note 3: Selected devices with tightened tolerance reference voltage available

1.59

# LM137/LM237/LM337







#### **Thermal Regulation**


When power is dissipated in an IC, a temperature gradientoccurs across the IC chip affecting the individual IC circuit components. With an IC regulator, this gradient can be especially severe since power dissipation is large. Thermal regulation is the effect of these temperature gradients on output voltage (in percentage output change) per Watt of power change in a specified time. Thermal regulation error is independent of electrical regulation dependent of electrical regulation depends on IC layout as well as electrical design. The thermal regulation of a voltage regulator is defined as the percentage change of V_OUT, per Watt, within the first 10 ms after a step of power is applied. The LM137's specification is 0.02%/W, max.


In Figure 1, a typical LM137's output drifts only 3 mV (or 0.03% of VOUT = -10V) when a 10W puble is applied for 10 ms. This performance is thus well inside the specification limit of 0.02%/W x 10W = 0.2% max. When the 10W puble is ended, the thermal regulation again shows a 3 mV step as the LM137 chip cools off. Note that the load regulation error of about 8 mV (0.08%) is additional to the thermal regulation error. In *Figure* 2, when the 10W puble is applied for 100 ms, the output drifts only slightly beyond the drift in the first 10 ms, and the thermal error stays well within 0.1% (10 mV).











1-63

#### National Semiconductor

#### Voltage Regulators PRELIMINARY

#### LM337L 3-Terminal Adjustable Regulator

#### **General Description**

The LM337L is an adjustable 3-terminal negative voltage regulator capable of supplying 100 mA over a 1.2V to 37V output range. It is exceptionally easy to use and requires only two external resistors to set the output voltage. Furthermore, both line and load regulation are better than standard Tixed regulators. Also, the LM337L is packaged in a standard TO-92 transistor package which is easy to use.

In addition to higher performance than fixed regulators, the LM337L offers full overload protection. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected.


#### **Features**

- Adjustable output down to 1.2V
- Guaranteed 100 mA output current
- Line regulation typically 0.01%/V
- Load regulation typically 0.1%
- Current limit constant with temperature
- Eliminates the need to stock many voltages
- Standard 3-lead transistor package
- 80 dB ripple rejection

Normally, only a single 1  $_{\rm H}$ F solid tantalum output capacitor is needed unless the device is situated far from the input filter capacitors, in which case an input bypass is needed. A larger output capacitor can be added to improve transient response. The adjustment terminal can be bypassed to achieve very high ripple rejection ratios which are difficult to achieve with standard 3-terminal regulators.

#### **Typical Applications**

#### 1.2V-25V Adjustable Regulator



Besides replacing fixed regulators, the LM337L is useful in a wide variety of other applications. Since the regulator is "floating" and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input-to-output differential is not exceeded.

Also, it makes an especially simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM337L can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment terminal to ground which programs the output to 1.2V where most loads draw little current.


The LM337L is packaged in a standard TO-92 transistor package. The LM337L is rated for operation over a  $-25^{\circ}$ C to  $+125^{\circ}$ C range.

For applications requiring greater output current in excess of 0.5A and 1.5A, see LM137 series data sheets. For the positive complement, see series LM117 and LM317L data sheets.

**Connection Diagram** 







#### Absolute Maximum Ratings

Power Dissipation	Internally Limited	Operating Junction Temperature Range	
Input-Output Voltage Differential	40V	Storage Temperature	
		Lead Temperature (Soldering, 10 seconds)	
		•	

#### Electrical Characteristics (Note 1)

Parameter	Conditions	Min	Тур	Max	Units
Line Regulation	$T_A = 25^{\circ}C, 3V \le V_{IN} - V_{OUT} \le 40V.$ (Note 2)		0.01	0.04	%/V
Load Regulation	$T_A = 25^{\circ}C, 5 \text{ mA} \le I_{OUT} \le I_{MAX}$ . (Note 2)		0.1	0.5	%
Thermal Regulation	T _A = 25*C, 10 ms Pulse		0.04	0.2	%/W
Adjustment Pin Current			50	100	"A
Adjustment Pin Current Change	$5 \text{ mA} \le I_L \le 100 \text{ mA}$ $3V \le  V_{IN} - V_{OUT}  \le 40V$		0.2	5	#A
Reference Voltage	$3V \le  V_{IN}-V_{OUT}  \le 40V$ , (Note 3) 10 mA $\le I_{OUT} \le 100$ mA, P $\le 625$ mW	1.20	1.25	1.30	v
Line Regulation	3V ≤  V _{IN} -V _{OUT} ≤ 40V. (Note 2)		0.02	0.07	%/V
Load Regulation	5 mA ≤ IOUT ≤ 100 mA, (Note 2)		0.3	1.5	• •
Temperature Stability	$T_{MIN} \le T_{I} \le T_{MAX}$		0.65		%
Minimum Load Current	VIN-VOUT   ≤ 40V 3V ≤  VIN-VOUT   ≤ 15V		3.5 2.2	5 3.5	mA mA
Current Limit	3V≤ !V _{IN} -V _{OUT} : ≤ 13V !V _{IN} -V _{OUT} : = 40V	100 25	200 50	320 120	mA mA
Rms Output Noise, % of Vour	T _A = 25°C, 10 Hz ≤ f ≤ 10 kHz		0.003		0%
Ripple Rejection Ratio	$V_{OUT} = -10V$ , f = 120 Hz, $C_{ADJ} = 0$ $C_{ADJ} = 10 \ \mu F$	66	65 80		dB dB
Long-Term Stability	T _A = 125°C		0.3	1	e/a


Note 1: Unless otherwise specified, these specifications apply  $-25^{\circ}C sT_J s + 125^{\circ}C$  for the LM337L;  $V_{IN} - V_{OUT} = 50$  and  $I_{OUT} = 40$  mA. Although power dissipation is internally limited, these specifications are applicable for power dissipations up to 625 mW. I_{MAX} is 100 mA.

Note 2: Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.


Note 3: Thermal resistance of the TO-92 package is 180°C/W junction to ambient with 0.4° leads from a PC board and 160°C/W junction to ambient with 0.125° lead length to PC board.

- 25°C to + 125°C - 55°C to + 150°C 300°C

1



National does not assume any responsibility for use of any circuity described no circuit patient licenses are implied and National reserves the right, at any time without notice, to change said circuitry



# LF412A/LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier

	LF412		412				H Pa	ckage	N Pad	kage
Supply Vol		± 1		Pou	ver Dissipat	ion		mW	500	-
	Input Voltage ± 38V				Note 3)					
nput Volta				Tj m	ax			0°C	115	
(Note 1) Output Sho	ort Circuit Continu	Conti	nuous	[₽] jA Opt	arating Tem	perature		·C/W te 4)	160* (Not	C/W
Duration				R	ange					
					rage Tempe lange	rature	-65°C≤	TA ≤ 150°C	-65°C≤1	A ≤ 150°C
				Lea	d Temperat		30	0°C	300	)*C
				(5	Soldering, 10	) seconds)				
		toriotico								
	ectrical Charac	teristics (No	ite 5)							
Symbol	Parameter	Conditi	005		LF412A			LF412		Units
391100	rarameter			Min	Тур	Max	Min	Тур	Max	-
Vos	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A =$	25°C		0.5	1.0		1.0	3.0	mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	$R_{S} = 10 \text{ k}\Omega  (Note$	6)		7	10		7	20 (Note 6	, µV/°C
		$V_S = \pm 15V$	Tj = 25°C		25	100		25	100	pA
los	Input Offset Current	(Notes 5 and 7)	T ₁ = 70°C		1.1	2			2	nA
			Tj = 125°C			25				
		$V_{\rm S} = \pm 15V$	Tj = 25°C		50	200		50	200	pA nA
B	Input Bias Current	(Notes 5 and 7)	T _j = 70°C T _j = 125°C			50			50	nA
RIN	Input Resistance	Tj = 25°C			1012			1012		Ω
	Large Signal Voltage		$V_{\rm S} = \pm 15 \text{V}, V_{\rm O} = \pm 10 \text{V},$		200		25	200		V/mV
AVOL	Gain	RL = 2k, TA = 25		50						
		Over Temperatu		25	200		15	200		V/mV
Vo	Output Voltage Swing	$V_{\rm S} = \pm 15 V, R_{\rm L} =$	: 10k	± 12	± 13.5		± 12	± 13.5		v
VCM	Input Common-Mode			± 16	+ 19.5		±11	+ 14.5		V
·CM	Voltage Range				- 16.5			- 11.5		V
CMRR	Common-Mode Rejection Ratio	R _S ≤ 10k		80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 8)		80	100		70	100		dB
Is	Supply Current				3.6	5.6		3.6	6.8	mA
AC EI	ectrical Charac	teristics (No	ote 5)							
Symbol	Parameter	Co	nditions	Min	LF412 Typ	A Max	Min	LF412 Typ	Max	Units
	Amplifier to Amplifier Coupling	T _A = 25°C, (Input Refe	f = 1 Hz-20 kH erred)		- 120			- 120	•	dB
	Slew Rate	V _S = ± 15V	TA = 25°C	10	15		8	15		V/µS
GBW	Gain-Bandwidth Produ	ct V _S = ± 15V	T _A = 25°C	3	4		2.7	4		MHz
en	Equivalent Input Noise Voltage				25			25		nV/√Hz
	Equivalent Input Noise		$T_A = 25^{\circ}C, R_S = 100\Omega,$ f = 1 kHz $T_A = 25^{\circ}C, f = 1 \text{ kHz}$							

2

#### Notes

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage Note 2: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of #jA.

Note 4: These devices are available in both the commercial temperature range 0°C s T_A s 70°C and the military temperature range -55°C s T_A s 125°C. The temperature range is designated by the position just before the package type in the device number A °C° indicates the commercial temperature range and an "M" indicates available in "The package only."


Note 5: Unless otherwise specified, the specifications apply over the full temperature range and for  $V_S = \pm 209$  for the LF412A and for  $V_S = \pm 15V$  for the


LF412 VOS. IB. and IOS are measured at VCM = 0. Note 6: The LF412A is 100% tested to this specification. The LF412 is sample tested on a per amplifier basis to insure at least 90% of the amplifiers meet this specification.


Note 7: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature. I₁ Due to limitsd production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature vises above the ambient temperature as result of internal power dissipation. P_D  $T_1 = Y_A + \theta_A P_D$  where  $\theta_A$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 8: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice.

#### **Typical Performance Characteristics**







#### Application Hints (Continued)

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the fre-

#### **Typical Application**

Single Supply Sample and Hold

quency of the feedback pole by minimizing the capaci-

A feedback pole is created when the feedback around

any amplifier is resistive. The parallel resistance and

capacitance from the input of the device (usually the in-

verting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much

greater than the expected 3 dB frequency of the closed

loop gain and consequently there is negligible effect on

stability margin. However, if the feedback pole is less

than approximately 6 times the expected 3 dB frequency

a lead capacitor should be placed from the output to the


input of the op amp. The value of the added capacitor

should be such that the RC time constant of this capaci-


tor and the resistance it parallels is greater than or equal


to the original feedback pole time constant.


tance from the input to ground.



#### **Detailed Schematic**







# 10 to 500 MHz TO-8 Cascadable Amplifier

- High Power Output: + 24.0dBm
- Medium Gain: +15.0dB
- Low Noise Figure: 4.5dB
- Various Package Options (see photo) Surface Mounted (SMTO-8), Flatpack with flange (FPF), Connectorized (CAH), Connectorized Flatpack (CFP), Flatpack (FP), and TO-8 (AH)

#### **Electrical Specifications**

Measured in a 50-ohm system at + 15 Vdc nominal


	Typical	Guaranteed	<b>Specifications</b>
Characteristic	25°C	0°C to + 50°C	- 54°C to + 85°C
Frequency (MHz Min.)	10-500	10-500	10-500
Small Signal Gain (dB Min.)	+ 15.0	+ 14.0	+ 14.0
Gain Flatness (dB Max.)	±0.5	±1.0	±1.0
Noise Figure (dB Max.)	+ 4.5	+ 7.0	+9.0
Power Output @ 1 dB Compression (dBm Min.)	+ 24.0	+ 20.0	+ 20.0
Two Tone 3rd Order Intercept Point (dBm Min.)	+ 37.0	+ 32.0	+ 30.0
Two Tone 2nd Order Intercept Point (dBm Min.)	+ 40.0	+ 38.0	+ 36.0
One Tone 2nd Harmonic Intercept Point (dBm Min.)	+ 46.0	+ 44.0	+ 40.0
Input/Output VSWR (Max.)	4.5:1	2.0:1	2.0:1
DC Current at 15 V (mA Max.)	+ 76.0	+ 80.0	+ 90.0


#### **Maximum Ratings**

Ambient Operating Temperature 54°C to + 100°C
Storage Temperature 62°C to + 125°C
Maximum Case Temperature + 100°C
Maximum DC Voltage + 18.0V
Maximum Continuous RF Input Power + 17.0dBm
Maximum Short Term RF Input Power + 50.0 mW (1 minute Max.)
Maximum Peak Power + 0.5W (3µseconds Max.)
"X" Series Burn-In Temperature + 100°C
Weight + 2.5 grams Max.

#### **Outline Drawings**

(For additional package configurations, see Section 9)





# Linear S-Parameters

FREQUENCY	RETURI			6. GAIN RD (S21)	TRANS. REVERS			N LOSS T (S22)
MHz	dB	ANG	dB	ANG	dB	ANG	dB	ANG
10.000	- 18.2	- 128.7	15.55	- 169.8	- 21.20	12.0	- 18.1	130.5
60.000	- 18.7	164.8	15.68	172.5	- 21.00	1.0	- 23.2	162.0
110.000	- 20.8	145.3	15.65	162.5	- 21.00	- 0.8	- 26.5	- 147.5
160.000	- 20.3	138.0	15.48	154.5	-21.00	-2.0	- 25.0	- 147.8
210.000	- 19.7	123.5	15.43	147.3	- 20.70	-2.5	- 24.5	- 144.8
260.000	- 20.5	110.8	15.25	139.3	- 20.70	-4.0	-21.6	- 139.5
310.000	-20.3	99.3	15.20	131.5	- 20.60	- 5.7	- 22.8	- 133.8
360.000	- 20.5	86.5	15.01	124.8	- 20.60	- 6.5	- 20.6	- 147.8
410.000	- 20.4	65.3	14.95	117.5	- 20.30	-8.2	- 19.9	- 137.0
460.000	- 19.1	47.3	14.78	109.8	- 20.30	- 10.0	- 19.8	- 142.0
510.000	- 20.8	28.3	14.80	102.8	- 20.20	- 13.0	- 19.2	- 143.6

#### **Deviation from Linear Phase, Gain, Group Delay, and VSWR**

FREQUENCY (MHz)	VSWR INPUT	DEV. LIN. 0 (DEG.)	GAIN DEV. (dB)	GROUP DELAY (n-SEC)	
10.000	1.281	8.261	0.297	0.000	1.284
60.000	1.263	- 1.318	0.427	0.986	1.149
110.000	1.201	- 3.148	0.397	0.556	1.099
160.000	1.214	-2.977	0.227	0.444	1.119
210.000	1.231	- 2.057	0.177	0.403	1.127
260.000	1.208	- 1.886	- 0.003	0.444	1.181
310.000	1.214	- 1.466	- 0.053	0.431	1.156
360.000	1.208	-0.045	-0.243	0.375	1.206
410,000	1.211	0.875	- 0.303	0.403	1.225
460.000	1.250	1.295	-0.473	0.431	1.228
510.000	1.201	2.466	- 0.453	0.389	1.246



# STEP RECOVERY DIODES

# **5082-0100 SERIES** 5082-0200 SERIES 5082-0300 SERIES 5082-0800 SERIES

# Features

OPTIMIZED FOR BOTH LOW AND HIGH ORDER MULTIPLIER DESIGNS FROM UHF THROUGH Ku BAND

PASSIVATED CHIP FOR MAXIMUM STABILITY AND RELIABILITY


**AVAILABLE IN A VARIETY OF PACKAGES** 

SPECIAL ELECTRICAL SELECTIONS AVAILABLE **UPON REQUEST** 

# Description/Applications

These diodes are manufactured using modern epitaxial growth techniques. The diodes are passivated with a thermal exide for maximum stability. The result is a family of devices offering highly repeatable, efficient and reliable performance. These diodes are designed to meet the general requirements of MIL-S-19500.

The 5082-0800 Series diode is designed to maximize cut-off frequency while maintaining a fast transition time. This characteristic leads to excellent performance in either low or high order multipliers and in comb generators. All ceramic package diodes in the 5082-0800 Series are supplied with measured data.



# Maximum Ratings at T_{CASE}=25°C

Junction Operating and


Operation of these devices within the above temperature ratings will assure a device Mean Time Between Failure (MTBF) of approximately 1 x 107 hours. 200°C - T_{case}

DC Power Dissipation

θic.

Soldering Temperature .....

230°C for 5 sec.



**Outline 65** 

# **Mechanical Specifications**

Hewlett-Packard's step recovery diodes are available in a variety of packages. Special package configuration is available upon request. Contact your local HP Field Office for additional information.

The metal-ceramic packages are hermetically sealed. The anode studs and flanges are gold-plated Kovar. The cathode

studs are gold-plated copper. The maximum soldering temperature is 230°C for 5 seconds.

The HP outline 15 and 11 packages have glass hermetic seals with dumet leads. The maximum soldering temperature is  $230^{\circ}$ C for 5 seconds. The leads on outline 15 should be restricted so that any bend starts at least 1.6 mm (.063 in.) from the glass body.

TYPICAL PARAMETERS

# Diodes for High Efficiency Multipliers (All Specifications at T_A = 25°C)

# Ceramic Packaged Diodes ELECTRICAL SPECIFICATIONS

Part Number 5082-	Capac at - C _{j(-6}	ction itance -6V, ) *[1] F] Max.	Minimum Breakdown Voltage, V _{BR} * at I _R = 10μΑ [V]	Minimum Cutoff Frequency, f _C ^[2] [GHz]	Package Outline	Output Frequency Range [GHz]	Output Power, Po ^[3] [W]	τ	L	on Time Charge Level [pC]	Thermal Resistance, ^O jc [°C/W]
0800 0801 0802	3.5	5.0	75	100	40 31 41	1-3	10	250	350	1500	15
0805 0806 0807	2.5	3.5	60	140	31 40 41	3-5	6	100	250	1500	20
0810 0811 0812	1.5	2.5	60	140	31 40 41	5-8	4	100	200	1000	25
0820 0821 0822	0.7	1.5	45	160	31 41 40	7-10	2.5	50	100	300	30
0830 0831	0.35	1.2	25	200	31 41	8-12	1.0	20	75	300	45
0835 0836 0885	0.1	0.5	15	350	31 41 56	10-20	0.3	10	50	100	60

*Data supplied with each diode includes measured VBR and CT(-6)

# Glass Packaged Diodes (Outline 15)^[4] ELECTRICAL SPECIFICATIONS

#### Minimum Transition **Maximum Junction** Breakdown Minimum Time Part Capacitance at Cutoff Frequency, Lifetime, Voltage, VBR f_c [2] Number -6V, C_{j(-6)}[1] at $I_R = 10\mu A$ Charge Level τ 5082-[pF][V] [GHz] [ns] tt [ps] [pC] 0803 6.0 70 100 250 350 1500 0815 4.0 50 140 60 250 1500 2.0 0825 45 160 50 95* 300 0833 1.6 25 175 30 75* 300 0840 0.6 15 300 10 50* 100

*The transition times shown for the package 15 devices are limited by the package inductance to a minimum of 100 ps. The lower transition times shown for the -0825, -0833 and -0840 are based on the performance of the chip.

#### **TYPICAL PARAMETERS**

# **BIMOS Operational Amplifiers**

#### CA3130, CA3130A, CA3130B | MOS/FET Input, CMOS Output CA3160, CA3160A, CA3160B Frequency Compensated Version of CA3130 CA3260, CA3260A, CA3260B | Dual Version of CA3160 Features: 1 MOS/FET input stage provides: 200 µA ♥1.35 mA 200 µA 8 mA very high $Z_1 = 1.5 T\Omega$ (1.5 x $10^{12}\Omega$ ) typ. OmA BIAS CKT. very low $I_1 = 5$ pA typ. at 15-V operation = 2 pA typ. at 5-V operation Common-mode input-voltage range includes negative supply rail; input terminals can be swung 0.5 V 3 OUTPUT below negative supply rail INPUT Av≈5x = 6000 30× ര COS/MOS output stage permits signal swing to either Av 2 (or both) supply rails Wide BW: 15 MHz typ. (unity-gain bandwidth) - CA3130 4 MHz typ. (unity-gain bandwidth) - CA3160, CA3260 . High SR: 10 V/ $\mu$ s typ. (unity-gain follower) High output current (Io): 20 mA typ. -it-cc High AoL: 320,000 (110 dB) typ. COMPENSATION 9205-28573 Compensation with single external capacitor - CA3130 . (WHEN DESIRED) Internal phase compensation for unity gain (With . terminal access for supplementary external phase **Operating Temp.** compensation network if desired) - CA3160 Type No. Package Range Low V_{I0}: 2 mV max. (CA3160, CA3260) CA3130S, AS, BS **Applications:** CA3160S, AS, BS 8-Lead DIL-CAN CA3260S, AS, BS Ground-referenced single-supply amplifiers CA3130T, AT, BT Fast sample-hold amplifiers CA3160T, AT, BT 8-Lead TO-5 Long-duration timers/monostables CA3260T, AT, BT High-input-impedance comparators -55 to + 125° C High-input-impedance wideband amplifiers CA3130E, AE Voltage followers CA3160E, AE 8-Lead Mini-DIP . Voltage regulators CA3260E, AE . Peak detectors - CA3130 CA3130H Single-supply full-wave precision rectifiers - CA3130 . CA3160H Chip

Gate-protected p-channel MOS/FET (PMOS) transistors in the input circuit provide very-high-input impedance, very-low-input current, exceptional speed performance, and common-mode input-voltage capability down to 0.5 volt below the negative-supply terminal, an important attribute in single-supply applications.

Electrical Characteristics:  $T_A = 25^{\circ}C$ ,  $V^+ = 7.5V$ ,  $V^- = -7.5V$ 

CA3260H

#### Photo-diode sensor amplifiers

- Wien-Bridge oscillators
- Voltage-controlled oscillators
- Ideal interface with digital COS/MOS

A complementary-symmetry MOS (COS/MOS) transistor-pair, capable of swinging the output voltage to within 10 millivolts of either supply-voltage terminal (at very high values of load impedance), is employed as the output circuit.

Туре	Rı (Typ)	(Typ)	lı (Max)	l _{io} (Max)	V _{io} (Max)	SR (Typ)	fr (Typ)	Output Swing (Typ)-V	Compen- sation	A (mi	n.)	Supply Voltage
	ΤΩ	pA	pA	mV	V/µs	MHz			V/V	dB	Range V	
CA3130	1.5	50	30	15	10	4	-0.002 to + 13	External	50K	94	4.5 to 16	
CA3130A	1.5	30	20	5	10	4	-0.002 to + 13	External	50K	94	4.5 to 16	
CA3130B	1.5	20	10	2	10	4	-0.002 to + 13	External	100K	100	4.5 to 16	
CA3160	1.5	50	30	15	10	4	-0.002 to + 13	Internal	50K	94	4.5 to 16	
CA3160A	1.5	30	20	5	10	4	-0.002 to + 13	Internal	50K	94	4.5 to 16	
CA3160B	1.5	20	10	2	10	4	-0.002 to + 13	Internal	100K	100	4.5 to 16	
CA3260*	1.5	50	30	15	10	4	-0.002 to + 13	Internal	50K	94	4 to 16	
CA3260A*	1.5	30	20	5	10	4	-0.002 to + 13	Internal	50K	94	4 to 16	
CA3260B*	1.5	20	10	2	10	4	-0.002 to + 13	Internal	100K	100	4 to 16	



# MC34071, MC34072 MC35071, MC35072 MC33071, MC33072

# **Advance Information**

#### HIGH SLEW RATE, WIDE BANDWIDTH, SINGLE SUPPLY OPERATIONAL AMPLIFIERS

A standard low-cost Bipolar technology with innovative design concepts are employed for the MC34071/MC34072 series of monolithic operational amplifiers. These devices offer 4.5 MHz of gain bandwidth product, 13 V/ $\mu$ s slew rate, and fast settling time without the use of JFET device technology. In addition, low input offset voltage can economically be achieved. Although these devices can be operated from split supplies, they are particularly suited for single supply operation, since the common mode input voltage range includes ground potential (VFF). The all NPN output stage, characterized by no deadband crossover distortion and large output voltage swing, also provides high capacitive drive capability, excellent phase and gain margins, low open-loop high frequency output impedance and symmetrical source/sink ac frequency response.

The MC34071/MC34072 series of devices are available in standard or prime performance (A Suffix) grades and specified over commercial, industrial/vehicular or military temperature ranges.

- Wide Bandwidth: 4.5 MHz
- High Slew Rate: 13 V/μs
- Fast Settling Time: 1.1 μs to 0.10%
- Wide Single Supply Operating Range: 3.0 to 44 Volts
- Wide Input Common Mode Range Including Ground (VFF)
- Low Input Offset Voltage: 1.5 mV Maximum (A Suffix)
- Large Output Voltage Swing: -14.7 V to +14.0 V for Vs =  $\pm 15$  V
- Large Capacitance Drive Capability: 0 to 10,000 pF
- Low T.H.D. Distortion: 0.02%
- Excellent Phase Margins: 60°
- Excellent Gain Margin: 12 dB


ORDERING INFORMATION							
Op Amp Function	Device	Temperature Range	Package				
Single	MC35071U,AU MC33071U,AU MC33071P,AP MC34071U,AU MC34071P,AP	-55 to +125°C -40 to +85°C -40 to +85°C 0 to +70°C 0 to +70°C	Ceramic DIP Ceramic DIP Plastic DIP Ceramic DIP Plastic DIP				
Dual	MC35072U,AU MC33072U,AU MC33072P,AP MC34072U,AU MC34072P,AP	-55 to +125°C -40 to +85°C -40 to +85°C 0 to +70°C 0 to +70°C	Ceramic DIP Ceramic DIP Plastic DIP Ceramic DIP Plastic DIP				
Quad	MC34074 Series	Refer to MC34074 Data Sheet					

#### Refer to MC34074 Data Sheet

This document contains information on a new product. Specifications and information herein are subject to change without pot

#### **HIGH PERFORMANCE** SINGLE SUPPLY **OPERATIONAL AMPLIFIERS**

SILICON MONOLITHIC **INTEGRATED CIRCUIT** 



C MOTOBOLA INC. 1984

unless otherwise no	ted)							
		MC3507_A/MC3407_A/ MC3307_A			MC3507_/MC3407_/ MC3307			
Characteristic	Symbol	Min	Тур	Max	Min	Түр	Max	Unit
Input Offset Voltage ( $V_{CM} = 0$ ) $V_{CC} = +15 V$ , $V_{EE} = -15 V$ , $T_A = +25^{\circ}C$ $V_{CC} = +5.0 V$ , $V_{EE} = 0 V$ , $T_A = +25^{\circ}C$ $V_{CC} = +15 V$ , $V_{EE} = -15 V$ , $T_A = T_{low}$ to Thigh	VIO		0.5 0.5 —	1.5 2.0 3.5		1.0 1.5 —	3.5 4.0 5.5	mV
Average Temperature Coefficient of Offset Voltage	ΔV _{IO} /ΔΤ	_	10	_	-	10		μV/°C
Input Bias Current ( $V_{CM} = 0$ ) $T_A = +25^{\circ}C$ $T_A = T_{Iow}$ to Thigh	ΙB	_	100	500 700	_	100	500 700	nA
Input Offset Current ( $V_{CM} = 0$ ) $T_A = +25^{\circ}C$ $T_A = T_{low}$ to Thigh	lio	-	6.0	50 300	-	6.0 —	75 300	nA
Large Signal Voltage Gain $V_O = \pm 10 V, R_L = 2.0 k$	Avol	50	100	-	25	100	-	∣ V/mV
Output Voltage Swing $V_{CC} = +5.0 \text{ V}, \text{ V}_{EE} = 0 \text{ V}, \text{ R}_{L} = 2.0 \text{ k}, \text{ T}_{A} = +25^{\circ}\text{C}$ $V_{CC} = +15 \text{ V}, \text{ V}_{EE} = -15 \text{ V}, \text{ R}_{L} = 10 \text{ k}, \text{ T}_{A} = +25^{\circ}\text{C}$ $V_{CC} = +15 \text{ V}, \text{ V}_{EE} - 15 \text{ V}, \text{ R}_{L} = 2.0 \text{ k}, \text{ T}_{A} = \text{T}_{Iow} \text{ to Thigh}$	∨он	3.7 13.7 13.5	4.0 14		3.7 13.7 13.5	4.0 14 —		V
	VOL		0.1 - 14.7 	0.2 - 14.4 - 13.8		0.1 14.7 	0.2 - 14.4 - 13.8	
Output Short-Circuit Current ( $T_A = +25^{\circ}C$ ) Input Overdrive = 1.0 V, Output to Ground Source Sink	ISC	10 20	30 47		10 20	30 47	_	mA
Input Common Mode Voltage Range $T_A = +25^{\circ}C$ $T_A = T_{low}$ to Thigh	VICR	$V_{EE} \text{ to } (V_{CC} - 1.8)$		$V_{EE}$ to (V _{CC} - 1.8) V _{EE} to (V _{CC} - 2.2)			V	
Common Mode Rejection Ratio ( $R_S \le 10 \text{ k}$ )	CMRR	V _{EE} to (V _{CC} - 2.2)		70 97 -			dB	
Power Supply Rejection Ratio ( $R_S = 100 \Omega$ )	PSRR	80	97		70	97		dB
Power Supply Current (Per Amplifier) $V_{CC} = +5.0 V, V_{EE} = 0 V, T_A = +25^{\circ}C$ $V_{CC} = -15 V, V_{EE} = -15 V, T_A = +25^{\circ}C$ $V_{CC} = +15 V, V_{EE} = -15 V, T_A = T_{low}$ to Thigh	ID	-	1.6 1.9 	2.0 2.5 2.8		1.6 1.9 —	2.0 2.5 2.8	mA

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = +15 V$ ,  $V_{EE} = -15 V$ ,  $R_L$  connected to ground,  $T_A = T_{low}$  to  $T_{high}$  [Note 3] unless otherwise noted)

NOTES: (continued)

3 T_{10W} 55°C for MC35071,A MC35072,A 40°C for MC33071,A MC33072,A 0°C for MC34071,A MC34072,A

Thigh = +125°C for MC35071,A/35072,A

= +85°C for MC33071,A/33072,A

= +70°C for MC34071,A/34072,A

the real insertion that plate makes the out-offer notice to any products herein to improve reliability, function or design. Motorola does in it assume any label to any product or circuit described herein ineither does it convey any license under its parent rans not their acts of the application or use of any product or circuit described herein ineither does it convey any license under its parent rans not their acts of the application or use of any product or circuit described herein ineither does it convey any license under its parent rans to their acts of the application or use of any product or circuit described herein ineither does it convey any license under its parent rans to the rans. Motorola, line is an Equal Employment Opportunity/

**MOTOROLA** Semiconductor Products Inc. -

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage (from V _{CC} to V _{EE} )	٧s	+44	Volts
Input Differential Voltage Range	VIDR	Note 1	Volts
Input Voltage Range	VIR	Note 1	Volts
Output Short-Circuit Duration (Note 2)	ts	Indefinite	Seconds
Operating Ambient Temperature Range MC35071,A/MC35072,A MC33071,A/MC33072,A MC34071,A/MC34072,A	TA	- 55 to + 125 - 40 to + 85 0 to + 70	Ĵ
Operating Junction Temperature	Tj	+ 150	°C
Storage Temperature Range Ceramic Package Plastic Package	T _{stg}	-65 to +150 -55 to +125	°C


and a second

NOTES:

1. Either or both input voltages must not exceed the magnitude of V_{CC} or V_{EE}.

2. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.


#### EQUIVALENT CIRCUIT SCHEMATIC (EACH AMPLIFIER)



	Symbol	MC3507_A/MC3407_A/ MC3307_A			MC3507_/MC3407_/ MC3307_			
Characteristic		Min	Тур	Max	Min	Тур	Max	Unit
Slew Rate (V _{in} = $-10$ V to $+10$ V, R _L = 2.0 k, C _L = 500 pF) A _V + 1.0 A _V - 1.0	SR	8.0	10 13			10 13	_	V/µs
Settling Time (10 V Step, $A_V = -1.0$ ) To 0.10% (±1/2 LSB of 9-Bits) To 0.01% (±1/2 LSB of 12-Bits)	t _s	-	1.1 2.2			1.1 2.2		μs
Gain Bandwidth Product ( $f = 100 \text{ kHz}$ )	GBW	3.5	4.5	—		4.5	-	MHz
Power Bandwidth Av = +1.0, R _L = 2.0 k, V _O = 20 V _{p-p} , THD = 5.0%	BWp	-	200	-	-	200	-	kHz
Phase Margin R _L = 2.0 k R _L = 2.0 k, C _L = 300 pF	φm	=	60 40	_		60 40	=	Degrees
Gain Margin $R_L = 2.0 k$ $R_L = 2.0 k$ , $C_L = 300 pF$	Am	-	12 4.0	_		12 4.0	=	dB
Equivalent Input Noise Voltage R _S = 100 $\Omega$ , f = 1.0 kHz	en	-	32	-	1	32	-	nV/ √Hz
Equivalent Input Noise Current (f = 1.0 kHz)	In	-	0.22	-	-	0.22	-	pA/ √Hz
Input Capacitance	Ci	_	0.8	_	-	0.8	-	pF
Total Harmonic Distortion $A_V = +10$ , $R_L = 2.0$ k, $2.0 \le V_O \le 20$ V _{p-p} , f = 10 kHz	THD	-	0.02	-	-	0.02	-	%
Channel Separation (f = 10 kHz, MC34072, A Only)	-	-	120	-	-	120	_	dB
Open-Loop Output Impedance (f = 1.0 MHz)	zo	-	30	_	-	30	-	Ω

AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = +15 V$ ,  $V_{EE} = -15 V$ ,  $R_L$  connected to ground,  $T_A = +25^{\circ}C$  unless otherwise noted)

For typical performance curves and applications information refer to MC34074 series data sheet.



# **MOTOROLA** Semiconductor Products Inc.

BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC.