VLBA Technical Report 7 (Preliminary)

LO TRANSMITTER MODULE (L102) and LO RECEIVER MODULE (L105).

> A. R. Thompson Jan. 15,1990

#### DESIGN CHANGES AND RETROFITS.

The LO System has undergone a number of changes since the initial design, and at the time of writing this preliminary edition of the manual there are two versions of the system in use on the array. The manual describes the one that is expected to be final, and in the years 1991-2 the earlier units will be retrofitted and the whole system brought up to date.

The main difference in the earlier system is that the 500 MHz reference sent out to the antenna has no frequency offset, but goes out at 500.000 MHz. The VCXO in the LO Receiver is locked without an IF in the loop, and this saves running the 2.083 kHz reference frequency out to the antenna. When the decision to add a pulse calibration system at the antennas was taken it became desirable to have a frequency of 500 MHz with a small offset at the antennas, and the system was modified to the form described in this manual. The units of the earlier type are those with serial numbers 6 and lower. A minor change in units with serial numbers 7 and onwards is that the moniter detector amplifiers have a standard output of -1 volt rather than +1 volt. In the Round-Trip Phase module, which is also part of the LO system but is described in a separate manual, the averaging time for the round trip phase measurement was increased from 1 second to 3 seconds in units with serial number 7 and greater.

#### CONTENTS

- 1. Basic Description of the LO Reference System.
- 2. Design of the LO Transmitter Module.
- 3. The Phase Lock Unit.
- 4. Inputs and Outputs of the LO Transmitter.
- 5. Checkout of the LO Transmitter.
- 6. List of Drawings, Artwork and Bills of Materials for the LO Transmitter.
- 7. Design of the LO Receiver Module.
- 8. Inputs and Outputs of the LO Receiver.
- 9. Checkout of the LO Receiver.
- 10. List of drawings, Artwork and Bills of Materials for the LO Receiver.
- 11. Specifications and Information Sheets.

#### FIGURES

- 1. Simplified block diagram of the local oscillator reference distribution system.
- 2. Block diagram of the LO Transmitter and LO. Receiver modules.
- 3. Amplifier circuits for the outputs of the level-monitoring detectors.
- 4. X5 Multiplier circuit.
- 5. Circuit of phase lock unit used in the LO Transmitter and LO Receiver modules.
- 6. Parameter values that determine the bandwidth and damping characteristics of the phase-locked loops.
- 7. Circuit of 130 Hz amplifier and comparator.
- 8. Circuit of the modulated reflector.

#### (1) Basic Description of the Local Oscillator Reference System.

The purpose of the system described in this manual is to provide a high stability reference frequency at the antenna that can be multiplied as necessary to obtain the required local The transmission line that caries this oscillator signals. signal from the electronics building to the antenna vertex room is approximately 70 m long, and must be monitored by a round-trip phase measurement. In selecting the reference frequency it is important that it should be high enough that the line length can be monitored with sufficient accuracy. On the other hand it should be low enough that the discrete tuning steps in the LO frequencies are not too widely separated, that the loss in the transmission line is not too high, and that good matching can be It is also useful if the frequency is within the maintained. range for which voltage-controlled crystal oscillators are available. These considerations led to a choice of 500 MHz. The goal is to transmit this frequency to the antenna without degradation, so that the phase stability is determined mainly by the maser from which the signal is derived. A frequency of 100 MHz is also transmitted to the antennas to provide a reference for the phase-locked loop in the 2-16 GHz Synthesizer modules. Since this is not multiplied in frequency, the phase stability requirement is not so high.

A simplified block diagram of the system is shown in Fig. 1, in which the broken lines indicate the distribution into three modules. Two of these are located in the electronics building at each site, and one in the antenna vertex room. A frequency of 100 MHz is supplied by the maser, and this is frequency multiplied to 500 MHz, and used to lock a voltage-controlled crystal oscillator (VCXO) with an offset of 2.083 kHz. The resulting 500.002083 MHz signal is transmitted to the antenna where it is used to lock another VCXO at 500.000 MHz. Α frequency of 100 MHz is also transmitted directly to the antenna. The signals at 100 and 500 MHz could be carried on the same cable, but separate cables have been used to avoid the need for diplexing filters.

To implement the round-trip phase measurement a small part of the 500.002083 MHz signal at the antenna is reflected back down the cable by a diode reflector that is driven between on and off states by a squarewave at 1.953 kHz. The returned signal thus contains sidebands at (500.002083 +/- 0.001953) MHz: see Fig. 1 (inset). At the maser location the returned signals are converted with a local oscillator at 500.000 MHz, and the lower of the two sidebands then appears as a signal at 130.2 Hz from the output of the mixer. This signal is separated from other signals from the mixer by means of a lowpass filter with cutoff at 200 MHz, and its phase is compared with that of a locally generated 130.2 Hz signal to provide the round-trip phase



ŝ

reference distribution system. The broken lines show how the system is distributed between three modules. The inset shows the frequencies returned from the modulated reflector, including a sideband at 500.001302 MHz which is used for the round-trip phase measurement.

measurement. Note that the strongest signal entering the R-port of the mixer is likely to be the 500.002083 MHz reflected from mismatches in the cable, and not the component from the modulated Since the cable contains flexible sections that bend reflector. as the antennas slew and track, such a component will vary with time in both amplitude and phase. With the scheme in Fig. 1, the wanted output at 130.2 Hz is generated by the combination of two frequencies which do not include 500.002083 MHz, so that a component at this last frequency on one port of the mixer has no effect on the wanted output. Thus the possibility of an unwanted reflection causing phase errors in the round trip measurement is avoided.

Note that a VCXO is required at the antenna to remove any vestiges of the reflector modulation frequency. Although the reflected component is launched onto the transmission line in the direction of the transmitter module, reflections in the line will produce components travelling towards the receiver which appear as low level sidebands on the the wanted reference frequency. Now the 500 MHz reference at the output of the LO transmitter must be very clean, since to provide the required LO signals it will be multiplied by factors up to 170 (for 86 GHz), resulting in enhancement of sidebands by up to 45 dB. Thus a VCXO is necessary to eliminate such sidebands. Transmitting the 500 MHz with a small offset is convenient in designing the phase lock loop for the VCXO, which can then use a low frequency digital phase detector. More importantly, the offset is necessary for the phase lock scheme of the calibration pulse generator: see VLB Array Memo No. 622.

The Round-Trip Phase module is described in a separate report by Erich Schlecht, but it may be useful to give a few details here. The three low frequencies are generated from a 1 MHz signal derived from the 5 MHz output of the maser by frequency division as follows:

2.083 kHz = 1 MHz / 15 x 2\*\*5

1.953 kHz = 1 MHz / 2\*\*9 130.2 Hz = 1 MHz / 15 x 2\*\*9

Synchronous counters are used. All three frequencies contain at least one division by two, which is nesessary to obtain symmetrical squarewave outputs. In addition it is necessary that the frequency used in the phase measurement (130.2 Hz) be obtained by a division by four, since two reference waveforms in phase quadrature are used in the phase comparison. The counter chains are reset to zero every three seconds as a precaution against possible disturbance of their relative phases by, for

example, a transient power failure. Three seconds<sup>1</sup> is the shortest integral number of seconds that contains an integral number of cycles at 2.083 kHz, and thus zeroing every three seconds avoids introducing phase jumps in the 2.083 kHz which would disturb the phase-locked loops. The phase comparison is done by gateing and counting 5 MHz pulses, and the counters used here are also read out and reset at the same three second intervals. The count data are read out through a monitor and control interface card in the module.

#### (2) Design of the LO Transmitter Module.

A detailed block diagram of the LO Transmitter module is shown in the top half of Fig. 2. A 100 MHz input to the module is split three ways. The first output of the splitter goes to a level monitoring detector (Omni Spectra 20090), the output of which is amplified to a standard value of -1 volt when the 100 MHz input level is correct. A circuit diagram of the amplifier is shown in Fig. 3. The amplifier circuit board includes two of these amplifiers, only one of which is used in the LO Transmitter, but both are used in the LO Receiver. The third output from the power splitter is amplified and goes to the LO Receiver.

The second output of the splitter goes to a harmonic generator to produce 500 MHz. The generator uses a design by R. Mauzy, and is shown in Fig. 4. The 500 MHz is then used to drive the Lports of two mixers at a nominal level of 10 dBm. Note that this level is not critical, and a range of 7 to 13 dBm is satisfactory. The phase-lock mixer is used in the phase locked loop that locks the VCXO at 500.002083 MHz. A description of the circuitry in the phase lock unit is given in the section that follows. The signal at 500.002083 MHz from the VCXO goes through a cable to the LO Receiver in the antenna. Before leaving the LO Transmitter it passes through a dual directional coupler with outputs on the module front panel. This coupler is included to monitor the signals on the cable. A 10-dB coupler is used to pick off the signals returned from the modulated reflector and feed them through an amplifier to the round-trip phase mixer. The signal from the I-port of this mixer contains the required

<sup>&</sup>lt;sup>1</sup> An alternative series of frequencies that would allow readouts at any multiple of 50 milleseconds would be obtained by dividing 1 MHz by (5\*\*3)x(2\*\*2), (2\*\*5)x3x5, and (2\*\*5)x3x(5\*\*3) to obtain 2.083 kHz, 2.000 kHz, and 83.3 Hz, respectively, and using 2.000 kHz as the offset frequency for the 500 MHz transmitted to the antenna. The divider chains would require slightly more IC's than are used in the present scheme.





Fig. 3 Amplifier circuits for the outputs of the level-monitoring detectors. The 200k trimpots allow the outputs to be set to a standard value of -1 volt when the monitored signal has the desired level.



Fig. 4 X5 Multiplier circuit. The 10k trimpot is adjusted to minimize the amplitude of even-order harmonics in the output.

130.2 Hz component which is selected out by a 200 Hz lowpass amplifier, and then turned into a TTL squarewave by a comparator. This squarewave then goes to the Round-Trip Phase module. A switch at the input of the lowpass amplifier allows for connection to a 130.2 Hz reference waveform from the Round-Trip Phase module for test purposes, including checking of the phase stability of the lowpass amplifier.

#### (3) The Phase Lock Unit.

The same design of phase lock unit is used in the LO Transmitter module to phase lock the VCXO at 500.002083 MHz, and in the LO Receiver to phase lock the VCXO at 500.000 MHz. A circuit diagram of the unit is given in Fig. 5.

A digital phase detector type MC4044, U6 in the diagram, receives inputs at 2.083 kHz on pins 1 and 3. One of these is the beat frequency between the high frequency reference and the VCXO frequency that comes from the I-port of the phase-lock mixer, and the other is a TTL-level squarewave at 2.083 kHz that is generated in the Round-Trip Phase module. The output of the MC4044 (pins 5 and 10) feeds an integrating amplifier, LH0022 (U7), the output of which goes to the frequency control of the VCXO via a buffer amplifier (U10). The output of the MC4044 varies over a range of approximately 0.8

to 2.1 volts as the relative phase on its inputs varies. Pin 12 of the LH0022 is held at 1.5 volts, and the action of the loop drives the MC4044 to equalise the the input voltages of the LH0042.

The two inputs to the phase detector can be transposed by means of jumper wires on the circuit board to obtain high or low lock, as required for the LO Transmitter and Receiver respectively. (High or low lock indicates the VCXO locked at 2.083 kHz higher or lower than the high frequency reference at the phase lock mixer, respectively.)

The input from the phase-lock mixer is amplified in a lowpass amplifier consisting of two LF411 IC's (U1 and U3) and one 5151-2500 lowpass active filter (U2) with cutoff at 2.5 kHz. The measured response is down by 6 dB at 3 kHz and 20 dB at 4.6 kHz. The output signal from these stages goes to pin 5 of the LM393AN comparator (U4) which produces a TTL squarewave to drive the MC4044. The MC4044 also serves as a lock detector, and drives input pins 2 and 3 of comparator U4. When the loop is locked, pin 3 is positive with respect to pin 2, and when the loop is unlocked it is negative.

The MC4044 acts as a frequency comparator as well as a phase detector. Thus when the system is first switched on the LH0022 integrator should slew the VCXO into lock. In the case of the



high-lock configuration, for example, the system will go directly into lock so long as the VCXO frequency is higher than the 500 MHz reference at the phase-lock mixer. If the system happens to come up with the VCXO lower than the reference, the frequency comparator action will slew the VCXO away from lock until the LH0022 reaches the end of its range. In the low-lock case the corresponding problem arises if the VCXO comes up at a higher frequency than the reference. The solution is to detect when the integrator hits one end of its range and then make it jump to the other end, from which it will go straight into lock. This is accomplished using the comparator U9 and the FET switches AD7510D1 (U8). If the integrator output on pin 5 of U9 exceeds the 13 volts on pin 6, the switch at pins 15-16 of U8 closes and discharges the integrating capacitor (0.01 microfarads), causing the integrator output to fall to zero. If the output of the integrator on pin 2 of U9 goes below zero volts, the switches at pins 11-12 and 13-14 of the AD7510D1 both close charging the integrating capacitor up to 12 volts, and thus causing the integrator output to jump to the same value. Note that the connections from pin 8 of the LH0022 to pins 2 and 5 of U9 each contain 470k in parallel with a diode. This arrangement allows the comparator to follow the slewing of the LH0022 with a short time constant, but presents a longer time constant when the LH0022 jumps across its range, in order to give adequate time for the integrating capacitor to charge or discharge. If the lock is broken by removing one of the reference signals, the LH0022 will sweep across its range and jump back repetitively, producing a sawtooth waveform. The sweep period is usually about 100 msec, but both the direction and rate of the sweep depend upon the voltage from the MC4044, which in turn depends upon what the inputs to that IC happen to be. The loop will automatically go into lock as soon as the lock conditions are restored.

The components that determine the response of the loop are shown in Fig. 6. The MC4044 gain constant is 0.12 volts/radian. The tuning constant of the VCXO, Vectron CO-283VW-OR, is 8 kHz/volt at the oscillator terminal, but in the loop it is effectively 3.7 kHz/volt since it is fed through the buffer stage, U10, with voltage gain 0.46. The buffer is inserted to reduce the voltage range applied to the oscillator to 0 - 6 volts. With these parameters and the R and C values in Fig. 6, the natural frequency of the loop is 104 Hz and the damping factor is 0.79.

(4) Input and Output Connectors and Front Panel Indicator for LO Transmitter.

OSP Connectors, Rear Panel P7 100 MHz output P9 100 MHz input P10 500.002083 MHz output



Fig. 6 Parameter values that determine the bandwidth and damping characteristics of the phase locked loops.

42-Pin AMP Connector, Rear Panel

- 1 Monitor detector level for 100 MHz
- 5 (coaxicon) 2.08 kHz input
- 10 +5 volts input
- 16 +15 volts input
- 17 -15 volts input
- 25 130 Hz amplifier input switch control, TTL high for input from mixer and TTL low for test signal
- 27 Lock indicator, TTL low for loop in lock
- 34 Ground
- 38 (coaxicon) 130 Hz test signal input
- 40 (coaxicon) 130 Hz output from amplifier and comparator unit
- 42 Ground

#### Front Panel

BNC Output waveform of 130 Hz amplifier LED Lock indicator, on for loop in lock SMA connectors, coupled arm of directional coupler to monitor signals in 500 MHz line

#### (5) Checkout of the LO Transmitter.

The following procedure refers to checkout of the module on the bench. Further checkout of the overall function, in particular the measurement of round trip phase, should be made with the module in the rack. Refer to the LO Transmitter block diagram in the upper half of Fig. 2. Apply a 100 MHz signal at 10 dBm level to the P9 ONP connector.

(1) Check the output of the monitoring detector and set the gain of the amplifier that it drives to provide -1 volt at pin 1 of the 42-pin connector for 10 dBm input at 100 MHz.

(2) Check the 100 MHz output at P7 ONP connector. It should be 11-13 dBm. The second harmonic at this point should be about 23 dB below the 100 MHz level. If necessary adjust the attenuator at the input of the three-way power splitter, or the attenuator at output 3 of the splitter.

(3) Remove the 500/50 MHz filter at the output of the harmonic generator and monitor the output at this point with a spectrum analyser. The amplitudes of the even harmonics of 100 MHz can be varied by adjusting the potentiometer on the board in the harmonic generator box. Adjust to minimize the levels of the 400 and 600 MHz harmonics. The level at 500 MHz should be -12 to -13.5 dBm. If necessary, adjust the attenuator at the input of the three-way power splitter and repeat check (2).

(4) At the output of the two-way power splitter that feeds two

mixers, the 500 MHz level should be 11-12 dBm. The second harmonic at 1 GHz should be about 28 dB down, and the other harmonics of 100 MHz should be at least 50 dB down.

(5) Check the input waveform to the phase-lock unit from the I-port of the phase-lock mixer. It should be 0.05-0.15 volts pp, and will not be a clean sine wave because the VCXO should be sweeping in frequency. The output of the module at ONP connector P10 should be terminated for this measurement.

(6) Adjust the phase-lock unit following the steps described below. Refer to the circuit diagram in Fig. 5.

(a) Remove IC's MC4044 and AD7510 from the board and connect test point TP1 (pins 5 and 10 of MC4044) to TP2 (pin 12 of LH0022). Monitor pin 6 of LF411 with an oscilloscope or test meter. The voltage at this point can be made to slew both positive and negative by adjustment of the offset pot for the LH0022. The pot should be set so that the voltage can be held steady (drift rate no more than, say, 0.1 volt in 30 sec.) near 2 volts, which is close to the output to the VCXO frequency control when the loop is in lock. Replace IC's.

(b) Check the waveform at the frequency control terminal of the VCXO. The voltage should sweep repetitively between -0.5 and 5.5 volts (+/- 0.5 volts) with a period of about 100 msec. Pin 8 of the LH0022 similarly sweeps between approximately 2 and 13 volts.

(c) Apply to pin 5 of the 42-pin connector a TTL-level squarewave at 2 kHz frequency from a manually variable source. The loop should lock. The lock condition can be verified by varying the 2 kHz input frequency and noting the corresponding variation in the input waveform from the phase-lock mixer, or the variation of the VCXO control voltage. Note that it is useful to display the phase-lock mixer waveform and the 2 kHz TTL reference on two traces of an oscilloscope, with the sweep locked to the latter waveform. The mixer waveform should have a good sine wave shape with no obvious harmonic distortion or phase jitter. If there is jitter, it may be due to the RF reference input to the module at 100 MHz or 500 MHz, especially if a synthesized signal generator is being used. In tests in Charlottesville, a crystal oscillator was found to provide a more stable reference.

(d) In case of failure to lock, check the action of the phase detector as follows. Connect the frequency control terminal of the VCXO to a source of about 1.5 volts, and adjust this so that the output of the phase-lock mixer is a sine wave of frequency approximately 2 kHz. A squarewave version of this frequency appears at the MC4044, on pin 3 in

an LO Tx or pin 1 in an LO Rx. The reference from the 2-kHz source will appear on the other pin of the pin-1/pin-3 pair. Monitor the output of the MC4044 at TP1 with an oscilloscope. The waveform is complicated, but the mean voltage should be approximately 2.1 when the frequency on pin 3 is greater than that on pin 1, and 0.8 when this condition is reversed. The voltage on TP2 should be intermediate between these two values.

(e) Check the operation of the lock detector. The lock detector senses the relative voltage of pins 6 and 12 of the MC4044. Monitor these voltages at pins 2 and 3 of the comparator U4. With the loop locked, pin 3 should be about 1 volt positive with respect to pin 2, and with the loop unlocked it should be negative. In the unlocked condition the voltage will depend on whether one or both of the 100 MHz and 2 kHz inputs to the module have been removed to obtain the unlocked condition.

(f) If, in the case of the LO Transmitter, the 100 MHz is being supplied by a synthesized signal generator, run the frequency up and down in 0.1 kHz steps. The loop should typically stay in lock over a range of -2 to +3.5 kHz of the 100 MHz, i.e. -10 to +17.5 kHz variation of the 500 MHz reference input to the phase-lock mixer. Similarly, if a synthesized source is being used to supply 500 MHz to an LO Rx, the loop should typically stay in lock over a range of -10 to +17 kHz with respect to 500.002 MHz. It is useful to display the VCXO control voltage on an oscilloscope during this check.

(7) Checkout of 130 Hz amplifier and comparator. Refer to Fig. 7 for the circuit diagram. The gain of the amplifier should be checked. At 130 Hz the voltage gain factor from the input terminal to pin 3 on the LM393 compatator should be in the range 800-1000. The lowpass response should have reduced the voltage gain by a factor of approximately 2 at 210 Hz and approximately 10 at 280 Hz. Pin 25 of the 42-pin connector should be high or open to connect the input of the amplifier to the signal input connector on the amplifier box.

(6) List of Drawings, Artwork, and Bills of Materials for LO Transmitter.

B53304K002		
B53304S002	Rev	D
B53304S004		
A53304S005		
A53304S006	Rev	Α
A53304S008		
	B53304K002 B53304S002 B53304S004 A53304S005 A53304S006 A53304S008	B53304K002 B53304S002 Rev B53304S004 A53304S005 A53304S006 Rev A53304S008



Bills of Materials L102 Module A53304B003 Phase Lock Unit for 2 kHz Reference A53304B002 130 Hz Amplifier and Comparator A53304B004 X5 Multiplier A53304B005 Monitor Detector Amplifier Board A53304B006 2-Stage 500 MHz Amplifier A53304B008 Assembly Drawings L102 Module Assembly D53304A003 Rev B\* Phase Lock Unit for 2 kHz Reference C53304A013 Phase Lock Board for 2 kHz Reference B53304A002 Rev D B53004A004 Rev A 130 Hz Amplifier and Comparator Board X5 Multiplier Board A53304A005 Monitor Detector Amplifier Board A53304A006 2-Stage 500 MHz Amplifier A53304A008 Rev A Printed Circuit Boards X5 Multiplier Board B53304Q004 Rev A Monitor Detector Amplifier Board B53304Q005 Rev B Board for 130 Hz Amplifier and Comparator B53304Q006 Rev A Mechanical Drawings Center Mounting Plate C53304M003 Rev C Module Front Panel B53304M001 Rev A Box for Phase Lock Unit, 2 kHz Reference B53304M006 Rev A

Component Mounting SpacersB53304M008 Rev BBox for 130 Hz Amplifier and ComparatorB53304M009 Rev A

\* Requires updating

#### (7) Design of the LO Receiver Module.

A block diagram of the LO Receiver is shown in the lower half of Fig. 2. An input reference signal at 500.002083 MHz from the LO Transmitter is applied at P10. This signal is split in a three-way power divider. The first output goes to a monitoring detector, the output of which is amplified to -1 volt in an amplifier for which the circuit is shown in Fig. 3.

The second output of the power divider is used to lock a VCXO at 500.000 MHz, using a phase-lock unit of the type described in section 3. A reference frequency at 2.083 kHz is brought over from the Round-Trip Phase module. Note that the jumper connections at the inputs of the MC4044 in the phase lock unit are, in this case, connected for the low lock condition. The VCXO output is filtered to remove harmonics of the frequency of the crystal (which appears to be 62.5 MHz) and harmonics of 500 MHz. The signal used to lock the VCXO comes from a 10 dB coupler to the L-port of the phase-lock mixer through a UTO 572 amplifier and 16 dB pad. These last two components are included to prevent low level feedthrough of 500.002083 MHz from the R-port of the mixer to the 500.000 MHz output of the module.

The third output of the 500.002083 MHz power splitter goes to the modulated reflector that produces sidebands at +/- 1.953 kHz, which are returned for the round-trip phase measurement. The circuit of the modulated reflector is shown in Fig. 8.

The 100 MHz reference signal from the LO Transmitter enters at P8, and is split two ways. One component is amplified and provides the output at P1. The other goes to a monitoring detector, the output of which is amplified to -1 volt.

#### (8) Input and Output Connectors and Front Panel Indicator for LO Receiver.

OSP Connectors, Rear Panel **P1** 100 MHz output P2 500 MHz output P7 2.083 kHz input **P8** 100 MHz input P9 1.95 kHz input P10 500.002083 MHz input 42-Pin AMP Connector, Rear Panel Monitor detector level for 100 MHz 1 2 Monitor detector level for 500.002 MHz 10 +5 volts input 16 +15 volts input 17 -15 volts input 27 Lock indicator, TTL low for loop in lock 34 Ground 42 Ground Front Panel BNC Loop voltage at oscillator frequency-control termimal LED Lock indicator, on for loop in lock

#### (9) Checkout of the LO Receiver.

Refer to the block diagram in the lower half of Fig. 2. The nominal input level for the 500.002083 MHz signal is -1 dBm, which allows for 14 dB of cable loss, and the loss at a two way power splitter that provides a reference to the pulse calibration system.

(1) Apply -1 dBm at 500.002 MHz to ONP connector P10 and check the output level of the monitoring detector at output 1 of the three-way power splitter. Set the output of the detector amplifier to -1 volt.



Fig. 8 Circuit of the modulated reflector.

(2) Check the signal from the I-port of the phase-lock unit to the input of phase-lock unit with the 500 Mhz output connector P2 terminated. The signal level should be in the range 0.05 to 0.15 volts p-p.

(3) Check and adjust the phase-lock unit following the procedure described in paragraph 6 of the LO Tx checkout. Apply 2 kHz TTL level to ONP connector P4 to allow the loop to lock.

(4) The 500 MHz output power level at P2 should be 16 to 17 dBm. Adjust the attenuator at the VCXO output if necessary. Also check the signal with a spectrum analyser. All harmonics and subharmonics should be at least 60 dB below the wanted output.

(5) Insert a dual directional coupler into the 500.002 MHz input line at P10. Apply a 1.9 kHz, TTL-level signal to OSP connector P9. The level of the sidebands at +/- 1.9 kHz on the signal going back from the LO Rx module should be -30 to -35 dB with respect to the forward going signal at 500.002 MHz to the module. It may be convenient to increase the frequency of the modulation from 1.9 kHz to, say, 10 kHz to help isolate the sidebands if the resolution of the spectrum analyser is insufficient. The level of the sidebands does not vary significantly with frequency over such a range.

(6) Apply a signal at 100 MHz and 6 dBm to ONP connector P8. The output power at P1 should be 16-17 dBm. If necessary, adjust the attenuator in this signal path at the output of the two way power splitter.

(7) With the same input level at 100 MHz, set the output of the amplifier for the level monitoring detector to read -1 volt.

# (10) List of Drawings, Artwork, and Bills of Materials for LO Receiver.

Schematic and Logic Diagrams		
Block Diagram	B53304K001*	
Phase Lock Circuit for 500 MHz Reference	B53304S001 Rev	B**
Phase Lock Circuit for 2 kHz Reference	B53304S002 Rev	D
Monitor Detector Amplifiers	A53304S006 Rev	Α
Modulated Reflector	A53304S007	
Bills of Materials		
L105 Module	A53304B009	
Phase Lock Unit for 2 kHz Reference	A53304B002	
Monitor Detector Amplifier Board	A53304B006	
Modulated Reflector	A53304B007	

Assembly Drawings			
L105 Module Assembly	D53304A009	Rev	А
Phase Lock Board for 500 MHz Reference	B53304A001	Rev	B**
Phase Lock Unit for 2 kHz Reference	C53304A103		-
Phase Lock Board for 2 kHz Reference	B53304A002	Rev	D
Monitor Detector Amplifier Board	A53304A006		-
Modulated Reflector Board	A53304A007		
Printed Circuit Boards			
Phase Lock Board for 500 MHz Reference (2 parts)	B53304Q001	Rev	A**
Drill Dwg for above	B53304P001	Rev	A**
Phase Lock Board for 2 kHz Reference	B53304Q002	Rev	F
Modulated Reflector Board	B53304Q003	Rev	A
Monitor Detector Amplifier Board	B53304Q005	Rev	В
Mechanical Drawings			
Center Mounting Plate	D53304M004	Rev	Е
Module Front Panel	B53304M002		-
Box for Phase Lock Unit, 500 MHz Reference	B53304M005	Rev	A**
Grounding Bracket for P-L Brd, 500 MHz Ref.	A53304M007	* *	
Box for Phase Lock Unit, 2 kHz Reference	B53304M006	Rev	А
Component Mounting Spacers (2 parts)	B53304M010	Rev	Α

Requires updating
 \*\* Used in LO Receivers through serial 6 only, and will be eliminated in retrofitting.

#### (11) Specifications and Information Sheets.

VCXO Vectron	CO-283VW-OR
--------------	-------------

Diode Quad Alpha DMF6288

Active Filters Data Delay Devices 5151-200 and 5151-2500

Mixer Mini-Circuits ZFM-150

Integrated Circuits (Note that only the first page of catalog information is given for the following items.)

AD7510D1 AD7512D1 LF411 LH0022 LM393A MC4044 UT0-572 UTM-1055 WJ-A18-1 WJ-A19



**Vectron Laboratories, Inc.** 

166 Glover Avenue, Norwalk, Connecticut 06850 Telephone: 203/853-4433 TWX: 710/468-3796

May 20, 1987

National Radio Astronomy 2015 Ivy Rd. Charlottesville, VA 22903

Attention: Karen Thach

Subject: Your Purchase Order No. B01980

Dear Ms. Thach:

On the subject purchase order you ordered our CO-283VW-R at 500 MHz crystal oscillator. Our part numbering system has recently been revised and the correct part number for this oscillator is CO-283VW-OR at 500 MHz. The enclosed data sheet shows this.

We'd appreciate your confirming order reflecting the "CO-283VW-OR" part and regret any inconvenience this causes you.

Cordially,

Bill Zarkower Regional Manager

BZ/11s Enclosure cc: TVA

#### VCXOs for Phase Locking

ÖV

**Control Voltage** 

+6V

- 5V



Configuration	PC beard		ECL SINEWAVE										
	mount	low profile hybrid DIP	PC boar	rd mount	Chassis m rf output	connector	low profile hybrid DIP						
Series	CO-233MEV	CO-434V	(a) CO-233V (b) CO-233VH	CD-233VF	CO-233VFW	CO-283VW-07	CO-484V						
Center Frequency	8-200 MHz	8-200 MHz	(a) 8-149.9 MHz (b) 150-200 MHz	8-400 MHz	8-400 MHz	400.1-600 MHz	8-200 MHz						
Output Level	ECL cc 10K outpu MECLIII outpu (Complementar	ompatible ut to 110 MHz ut above 110 MHz ry output optional)	0.5 Vrms/50Ω ( + 7 Harmonics are - 20 are also - 20 dBc. k CO-233VFW, CO-28	dBm): Option "R": 0 dBc. Internal multi Harmonic and subha 03VW and CO-484V.	+ 13 dBm (not available blier is generally used ab rmonic levels can be red	in CO-484V) ove 70 MHz, and resul uced to – 30 dBc or –	ting subharmonics 40dBc in CO-233VF.						
Supply	-5.2 Vdc	at 30-60 mA	+ 15 Vdc ( + 12 Vdc	to + 24 Vdc optiona	al); current ranges from	15 mA at 8 MHz to 100	mA at 600 MHz						
Deviation/Stability Alternatives	Code         Te           0         -           0         -           B         C*           0         -           E         -           G         -           I*         -           J         -           K         -           N*         -	RangeStabilityDeviation $0'+50^{\circ}C$ $\pm 10 \text{ ppm}$ $\pm 30 \text{ ppm}$ $0'+50^{\circ}C$ $\pm 20 \text{ ppm}$ $\pm 50 \text{ ppm}$ $0'+50^{\circ}C$ $\pm 35 \text{ ppm}$ $\pm 100 \text{ ppm}$ $0'+50^{\circ}C$ $\pm 35 \text{ ppm}$ $\pm 100 \text{ ppm}$ $0'+50^{\circ}C$ $\pm 35 \text{ ppm}$ $\pm 100 \text{ ppm}$ $0'+70^{\circ}C$ $\pm 20 \text{ ppm}$ $\pm 40 \text{ ppm}$ $0'+70^{\circ}C$ $\pm 20 \text{ ppm}$ $\pm 100 \text{ ppm}$ $0'+70^{\circ}C$ $\pm 40 \text{ ppm}$ $\pm 200 \text{ ppm}$ $0'+70^{\circ}C$ $\pm 40 \text{ ppm}$ $\pm 200 \text{ ppm}$ $20'+70^{\circ}C$ $\pm 30 \text{ ppm}$ $\pm 60 \text{ ppm}$ $20'+70^{\circ}C$ $\pm 40 \text{ ppm}$ $\pm 100 \text{ ppm}$ $20'+70^{\circ}C$ $\pm 40 \text{ ppm}$ $\pm 200 \text{ ppm}$ $20'+70^{\circ}C$ $\pm 40 \text{ ppm}$ $\pm 60 \text{ ppm}$ $20'+70^{\circ}C$ $\pm 40 \text{ ppm}$ $\pm 200 \text{ ppm}$ $40'+85^{\circ}C$ $\pm 50 \text{ ppm}$ $\pm 100 \text{ ppm}$ $40'+85^{\circ}C$ $\pm 50 \text{ ppm}$ $\pm 100 \text{ ppm}$ $40'+85^{\circ}C$ $\pm 50 \text{ ppm}$ $\pm 100 \text{ ppm}$ $55'+85^{\circ}C$ $\pm 50 \text{ ppm}$ $\pm 100 \text{ ppm}$ $55'+85^{\circ}C$ $\pm 50 \text{ ppm}$ $\pm 100 \text{ ppm}$ $40 \text{ pb} \text{ m} \text{ CL} \text{ models above 110 MHz}$ $55'+85^{\circ}C$ $\pm 50 \text{ ppm}$ $\pm 100 \text{ ppm}$					C. F. I, L and N es up to 25 MHz MHz						
Çontrol Voltage	0 to - 5V (lowe: * ± 3V optional fo	st frequency at OV) 'to ± 10V r CO-233MEV *(With b	ipolar control voltage oj and an additional + 12V	positive trar * ± 3V to ption, transfer functi / to + 24V supply is	0 to + 6 V isfer function (lowest fre ± 10V optional except for on is negative, linearity i required for ECL models)	quency at OV) CO-283VW s ± 10%,							
Linearity		±`	± 20% smooth monoto 10% is standard with bij options C. F. I.	onic characteristic ( : polar control voltage , L and N at frequenci	± 10% linearity available) and with deviation/stables we up to 25 MHz	lit <b>y</b>							
Modulation Rale		<u> </u>	dc to 1 kHz;	higher modulation ra	ates available.								
Modulation Input Z				Greater than 50kΩ									
Aging Rate		Hybrid DIP Mode Other Mode	ls: 3-5 ppm for first year ls: 5 ppm for first year Option "Y": 2 ppm	ear, then 2 ppm/year then 3 ppm/year th for first year, 1 ppm	thereafter—less than 20 ereafter. /year thereafter.	) ppm total over 10 yea	rs.						
Mechanical Tuning Option	"T"	N/A "T" ind	"T" içates that a mechanical	•• <b>T</b> •• I tuning option is ava	ilable; add "T" to model	"T" number	N/A						
Size (See page 66)	Size 2" x 3" x ½" 0.8" x 0.98" x 0.2" (See page 66) 16 pin double DIP		1½" x 1½" x 첫" CO-233V & VH differ in pin Configuration	2" x 2" x ¾"	2* x 2* x ¾*	2" x 3" x ¾"	0.8" x 0.98" x 0.2" 16 pm double DIP						
positive transf (Sinewave models	er s)	V Unipolar Cont	trol negati	ACTERIST	FICS Bipolar Con	itrol—negati	ve transfer						
10				<u> </u>		-							

ov

-5V

**Control Voltage** 



VCXOs for Phase Locking

HOW TO SPECIFY





des Mes

4

# Silicon Beam-Lead and Chip Schottky Barrier Mixer Diodes

# Features

- Ideal for MIC
- Low 1/f Noise
- Low Intermodulation Distortion
- Low Turn On
- Hermetically Sealed Packages



## Description

Alpha beam-lead and chip Schottky barrier mixer diodes are designed for applications through 40 GHz in Ka-band. The beam-lead design eliminates the problem of bonding to the very small junction area that is characteristic of the low capacitance involved in microwave devices.

Beam-lead Schottky barrier mixer diodes are made by deposition of a suitable barrier metal on an epitaxial silicon substrate to form the junction. The process and choice of materials result in low series resistance along with a narrow spread of capacitance values for close impedance control.

A variety of forward knees is available, ranging from a low value for low, or starved, local oscillator drive levels to a higher value for high drive, low intermod mixer applications.

The beam-lead diodes are available in a wide range of packages as shown. They may also be mounted on the customer's circuit or on other substrate configurations. For those customers who prefer chip and wire for their MIC work, Alpha can supply a complete line of bondable chips. Capacitance ranges and series resistances are comparable with the packaged devices that are available through Ka-band. The unmounted diodes are especially well suited for use in microwave integrated circuits. The mounted devices can be easily inserted as hybrid elements in stripline, microstrip and other such circuitry.

# Applications

Beam-lead and chip Schottky barrier diodes are categorized by noise figure for mixer applications in four frequency ranges: S, X, Ku and Ka-bands. However, they can also be used as modulators, high speed switches and low power limiters.

RF parameters, capacitance and breakdown voltage on chips and beam-lead diodes are tested on a sample basis, while production testing consists of series resistance and forward voltage measurements. A separate data sheet in this section describes beam-lead and chip diodes that are optimized for detector applications.

Several types of semiconductor-barrier metal systems are available, thus allowing proper selection for optimum mixer design. For most applications the N-type silicon, low drive types are preferable, especially for starved L.O. mixers. For doppler mixers, motion detectors or applications requiring low audio (1/f) noise, the P-type silicon, low drive types are preferred. For high level mixer applications requiring low intermodulation products, the N-type silicon, high drive types are most desirable.

Beam-lead diodes are ideally suited for balanced mixers, since they exhibit low parasitics and are extremely uniform. A typical  $V_t$  vs  $I_t$  curve is shown in Figure 1.

Typical noise figure vs L.O. drive is shown in Figure 2 for single N-type, low drive diode types.

Typical mixer circuits are shown in Figuré 3 in order of complexity. The circuits shown in Figures 3a and 3b are recommended for narrower band applications.

The matching network can be an "L" network using discrete components at lower frequencies or a section of transmission line. The double balanced mixer in Figure 3c is recommended for broadband operation where noise figure is less important. The use of high drive diodes in this circuit allows the use of increased L.O. drive with a resultant decrease in intermodulation distortion.

See Sections 2 and 7 for Application Notes:

- 80800 Mixer and Detector Diodes
- 80850 Handling Precautions for Schottky Barrier and Point Contact Mixer and Detector Diodes
- 80000 Bonding Methods: Diode Chips, Beam-Lead Diodes and Capacitors

# Silicon Beam-Lead and Chip Schottky Barrier Mixer Diodes

#### FREQUENCY TABLE

Band	Frequencies (GHz)
S	2 to 4
С	4 to 8
x	8.2 to 12.4
Ku	12.4 to 18.0
к	18.0 to 26.5
Ка	26.5 to 40.0



Figure 1a. Typical Forward DC Characteristic Curves — Voltage vs Current







Figure 1b. Typical Forward DC Characteristic Curves — Voltage vs Current





# Silicon Beam-Lead and Chip Schottky Barrier Mixer Diodes

#### Beam-Lead Quad Rings, N-Type, High Drive, 12 Junction

Frequency	Туре		NF <sup>(1)</sup> dB	( ( (	C, )V DF	Rs <sup>(2)</sup>	יייייין זיייייייייייייייייייייייייייייי	nA IV	∆V <sub>F</sub> <sup>(4)</sup> 1mA mV
Eand	Number	Outline	Max.	Min.	Max.	Max.	Min.	Max.	Max.
1	DMJ4766	132-022	—	0.05	0.15	21	1650	2250	25
L	DMJ6564	398-022		0.05	0.15	21	1650	2250	25

#### Beam-Lead Quad Bridges, N-Type, Low Drive

Frequency	Туре	1	NF <sup>(1)</sup> dB	C, OV pF		C, OV pF		C, OV pF		Rs <sup>(2)</sup>	V 1n m	nA IV	∆V′⊧ <sup>(4)</sup> 1mA mV	Vs 10µА У
Band	Number	Outline	Max.	Min.	Max,	Max.	Min.	Max.	Max.	Min.				
	DMF3059	132-004	-		1.20	9	225	350	15	1.0				
i	DMF4540	337-004		—	1.20	9	225	350	15	1.0				
;	DMF5848A	132-004	6.0	0.30	0.50	3	225	300	15	2.0				
	DMF5848	132-004	6.5	0.30	0.50	7	225	300	15	2.0				
3	DMF3076A	294-004	6.0	0.30	0.50	3	225	300	15	2.0				
3	DMF3076	294-004	6.5	0.30	0.50	7	225	300	15	2.0				
<u> </u>	DMF3067A	295-004	6.0	0.30	0.50	3	225	300	15	2.0				
<u> </u>	DMF3067	295-004	6.5	0.30	0.50	7	225	300	15	2.0				
<u></u>	DMF3063A	325-004	6.0	0.30	0.50	3	225	300	15	2.0				
<u> </u>	DMF3063	325-004	6.5	0.30	0.50	7	225	300	15	2.0				
<u> </u>	DMF6288A	132-004	6.5	0.15	0.30	7	250	325	15	2.0				
<u> </u>	DMF6288	132-004	7.0	0.15	0.30	12	250	325	15	2.0				
λ	DMF3077A	294-004	6.5	0.15	0.30	7	250	325	15	2.0				
X	DMF3077	294-004	7.0	0.15	0.30	12	250	325	15	2.0				
<u> </u>	DMF6558A	295-004	6.5	0.15	0.30	7	250	325	15	2.0				
<u> </u>	DMF6558	295-004	7.0	0.15	0.30	12	250	325	15	2.0				
X	DMF4352A	325-004	6.5	0.15	0.30	7	250	325	15	2.0				
X	DMF4352	325-004	7.0	0.15	0.30	12	250	325	15	2.0				
<u>X</u>	DMF3079A	364-004	6.5	0.15	0.30	7	250	325	15	2.0				
X	DMF3079	364-004	7.0	0.15	0.30	12	250	325	15	2.0				
Ku	DMF6298A	132-004	7.5	0.05	0.15	16	275	350	15	2.0				
Ku	DMF6298	132-004	8.0	0.05	0.15	25	275	350	15	2.0				
Ku	DMF3078A	294-004	7.5	0.05	0.15	16	275	350	15	2.0				
Ku	DMF3078	294-004	8.0	0.05	0.15	25	275	350	15	2.0				
Ku	DMF6574A	295-004	7.5	0.05	0.15	16	275	350	15	2.0				
Ku	DMF6574	295-004	8.0	0.05	0.15	25	275	350	15	2.0				
Ku	DMF3080A	364-004	7.5	0.05	0.15	16	275	350	15	2.0				
Ku	DMF3080	364-004	8.0	0.05	0.15	25	275	350	15	2.0				

Notes:

N. = 1	5 dB,	L.O. =	1.0 mW,	<b>R</b> <sub>L</sub> =	100Ω
--------	-------	--------	---------	-------------------------	------

Band	Test Frequency (GHz)
S	3.1
Х	
Ки	16.0
Ка	34 9

R, ≃ R, - R<sub>9</sub> where R is the total resistance measured across the diode terminals and R<sub>9</sub> is the barrier resistance (2.8Ω for a Schottky barrier diode measured at 10mA. For multiple junction devices, the R<sub>8</sub> would be 2.8Ω times the number of junctions between the diode terminals).
 Electrical characteristics or appoint the state in the st

3. Electrical characteristics are specified for each junction except for those devices containing two or more junctions in series per arm. For these cases, the specification is for the arm.

4. Difference in forward voltage between leads within a pair or quad.

# **Outline Drawings**



Note: Millimeters in parentheses.





## broadband, high dynamic range

# **Frequency Mixers**

LEVEL 10 (+10dBm LO, up to +5dBm RF) 50 KHz to 3 GHz

performance data curves, tables, Model Index section 2

case style selection outline drawings, section 1



		TFM FREQUENCY MHz				LMX					SRA					ZFM					
				FREQUENCY CONVERSION LOSS MHz dB			1	LO-RF ISOLATION, dB					LO-IF ISOLATION, dB					PRICE, \$			
	MODEL	LO/RF	IF	Mid-I	Band	To	tal														
	NO.	f <sub>L</sub> -f <sub>U</sub>		Typ	Max.	Typ.	Max	Typ.	Min	Typ.	Min.	Typ.	Min.	Typ.	Min.	Typ.	Min.	Typ.	Min	Ea.	Qty.
TFM case B13	TFM-15 TFM-150*	10-3000 10-2000	10-800 DC-1000	6.3 6.0	8.0 8.0	6.5 6.5	8.5 8.0	35 32	25 25	35 35	25 25	35 35	25 25	30 33	20 20	30 30	20 20	30 30	20 20	49.95 39.95	(1-9) (1-9)
LMX case 8848	LMX-123 LMX-148	10-3000 10-1500	10-3000 DC-1500	7.5 6.0	8.0 7.0	7.5 6.0	8.5 10	35 45	25 40	35 35	20 30	30 25	15 20	35 40	25 35	30 35	25 25	30 20	20 12	59.95 24.95	(6-24) (6-24)
SRA case A01	SRA-215 SRA-220	.05-1500 .05-2000	.05-500 .05-500	6.0 6.0	7.5 7.5	7.0 7.0	9.0 9.0	25 25	20 20	35 40	25 30	30 30	20 20	25 25	20 20	35 40	25 30	25 25	15 15	23.95 26.95	(5-24) (5-24)
ZFM case K18	ZFM-15 ZFM-150	10-3000 10-2000	10-800 DC-1000	6.3 6.0	7.5 7.0	6.5 6.5	8.5 8.0	35 32	25 25	35 35	25 25	35 35	25 20	30 33	20 28	30 30	20 20	30 25	20 20	79.95 59.95	(1-9) (1-9)
	L=low	range	(f_to 1	0 f_)		M =	= mio	d ro	ang	e (1	Of <sub>L</sub> 1	to fur	(2)		U =	upp	ber	ran	ge (	$(f_0/2 t$	o f <sub>u</sub> )
	$m = mid band (2f_i to f_i)/2)$																				

		r	arm	nor	nic	at	ten	ua	tio	n		
		RF CAL		М	ODE	LTF	M-1	5				
ē	1	0	0	31	17	42	32	48	47	52	65	59
õ	2	83	38	45	39.	48	46	76	69	70,	64	71
R	3	87	39	49	37	5Ż	42	57	63	65	65	65
nonics	4	89	64	60	58	56	59	60	62	69	74	70
	5	90	74	69	59	72	55	74	58	71	67	72
Į	6	83	83	76	74	67	69	67	72	70	74	78
-	7	83	76	83	81	79	69	71	66	70	69	77
	8	84	75	76	81	82	77	77	80	78	78	77
	9	84	77	76	75	82	80	81	82	80	79	80
	10	81	76	76	74	75	80	81	81	81	80	81
			1	2	3	4	5	6	7	8	9	10
				Horn	noni	CIC		Ter				

Model: IFM

 $LO = +10 \, dBm, 969 \, 01 \, MHz$ 

RF = 0 dBm, 999.1 MHz

NOTES:

NON-HERMETIC

- Below 10 MHz IF, conversion loss increases up to 6dB higher as frequency decreases to DC.
- For quality control procedures, environmental specifications, and Hi-Rel, MIL and TX description see section 1.
- Absolute Maximum Ratings, RF power 50 mW level 10, 200 mW level 13, peak IF current 40 mA, see section 1.
- 3. For connector types and case mounting options, see case style outline drawings, section 1.
- 4. Prices and specifications subject to change without notice.





# **DI CMOS Protected Analog Switches**

# AD7510DI/AD7511DI/AD7512DI

#### **FEATURES**

ij

Latch-Proof Overvoltage-Proof: ±25V Low R<sub>ON</sub>: 75 $\Omega$ Low Dissipation: 3mW **TTL/CMOS** Direct Interface Silicon-Nitride Passivated **Monolithic Dielectrically Isolated CMOS** Standard 14-/16-Pin DIPs and **20-Terminal Surface Mount Packages** 

#### GENERAL DESCRIPTION

The AD7510DI, AD7511DI and AD7512DI are a family of latch proof dielectrically isolated CMOS switches featuring overvoltage protection up to  $\pm 25V$  above the power supplies. These benefits are obtained without sacrificing the low "ON" resistance (75 $\Omega$ ) or low leakage current (500pA), the main features of an analog switch.

The AD7510DI and AD7511DI consist of four independent SPST analog switches packaged in either a 16-pin DIP or a 20terminal surface mount package. They differ only in that the digital control logic is inverted. The AD7512DI has two independent SPDT switches packaged either in a 14-pin DIP or a 20-terminal surface mount package.

Very low power dissipation, overvoltage protection and TTL/ CMOS direct interfacing are achieved by combining a unique circuit design and a dielectrically isolated CMOS process. Silicon nitride passivation ensures long term stability while monolithic construction provides reliability.

#### **ORDERING INFORMATION<sup>1</sup>**

Temperature Range and Package<sup>2</sup>

0 to + 70°C	- 25°C to	- 55°C to
	+85°C	+125°C
Plastic DIP <sup>1</sup>	Hermetic <sup>1</sup>	Hermetic <sup>4</sup>
AD7510DIJN	AD7510DIJQ	AD7510DISQ
AD7510DIKN	AD7510DIKQ	AD7510DITQ
AD7511DIJN	AD7511DIJQ	AD7511DITQ
AD7511DIKN	AD7511DIKQ	AD7512DISQ
AD7512DIJN	AD7512DIJQ	AD7512DITQ
AD7512DIKN	AD7512DIKQ	
PL.CC5(P-20A)		LCCC <sup>6</sup> (E-20A)
AD7510DIJP		AD7510DISE
AD7510DIKP		AD7511DISE
AD7511DIJP		AD7511DLLE
AD7511DIKP		AD7512DISE
AD7512DIJP		AD7512DI FE
AD7512DIKP		

NOTES

To order MIL-STD-883, Class B processed parts, add 883B to part To Inder MIL-STanny, Class to processe parts, and no to part number, Contact your local soles office for military data sheet. Ne Section 14 for package outline information For AD7510DIJN KN and AD7511DIIN KN package outline N-16,

For AD221012110 K/S and A12 (1117110) K/S package number action for AD2512D10 K/S package number N-14
For AD2510D1Q KQ SQ and AD2511D1Q KQ SQ TQ package number Q-16.

for AD/\$12DHQ KQ SO TQ package outline Q-14 PLCC. Plastic Leaded Chip Carrier

\*I CCC. Leadless Ceramic Chip Carrier.

AD7510DI/AD7511DI/AD7512DI FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS





#### **CONTROL LOGIC**

AD7510DI: Switch "ON" for Address "HIGH"

- AD7511DI: Switch "ON" for Address "LOW"
- AD7512DI: Address "HIGH" makes S1 to Out 1 and S3 to Out 2

#### PIN CONFIGURATIONS

-7.

#### LCCC







#### CMOS SWITCHES & MULTIPLEXERS 7-9



# LH0022/C, LH0042/C, LH0052/C



#### National Operational Amplifiers/Buffers Semiconductor LH0022/LH0022C High Performance FET Op Amp LH0042/LH0042C Low Cost FET Op Amp LH0052/LH0052C Precision FET Op Amp

#### **General Description**

The LH0022/LH0042/LH0052 are a family of FET input operational amplifiers with very closely matched input characteristics, very high input impedance, and ultra-low input currents with no compromise in noise, common mode rejection ratio, open loop gain, or slew rate. The internally laser nulled LH0052 offers 500 microvolts maximum offset and 5 µV/°C offset drift. Input offset current is less than 500 femtoamps at room temperature and 500 pA maximum at 125°C. The LH0022 and LH0042 are not internally nulled but offer comparable matching characteristics. All devices in the family are internally compensated and are free of latch-up and unusual oscillation problems. The devices may be offset nulled with a single 10k trimpot with neglible effect in CMRR.

The LH0022, LH0042 and LH0052 are specified for operation over the  $-55^{\circ}$ C to  $+125^{\circ}$ C military temperature range. The LH0022C, LH0042C and LH0052C are specified for operation over the  $-25^{\circ}$ C to  $+85^{\circ}$ C temperature range.

#### Features

 Low input offset current – 500 femtoamps max. (LH0052)



Low input offset drift-5µV/°C max (LH0052)

- Low input offset voltage 100 microvolts-typ.
- High open loop gain 100 dB typ.
- Excellent slew rate 3.0 V/µs typ.
- Internal 6 dB/octave frequency compensation
- Pin compatible with standard IC op amps (TO-5 package)

The LH0022/LH0042/LH0052 family of IC op amps are intended to fulfill a wide variety of applications for process control, medical instrumentation, and other systems requiring very low input currents and tightly matched input offsets. The LH0052 is particularly suited for long term high accuracy integrators and high accuracy sample and hold buffer amplifiers. The LH0022 and LH0042 provide low cost high performance for such applications as electrometer and photocell amplification, pico-ammeters, and high input impedance buffers.

Special electrical parameter selection and custom built circuits are available on special request.

For additional application information and information on other National operational amplifiers, see Available Linear Applications Literature.

# LM193/LM293/LM393, LM193A/LM293A/LM393A, LM2903

#### National Semiconductor

#### **Voltage Comparators**

#### LM193/LM293/LM393, LM193A/LM293A/LM393A, LM2903 Lcw Power Low Offset Voltage Dual Comparators

#### **General Description**

ないためであるというので、「ある」という

The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0 mV max for two comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; muitivibrators and high voltage digital logic gates. The LM193 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM193 series will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.

#### Advantages

- High precision comparators
- Reduced Vos drift over temperature

- Eliminates need for dual supplies
- Allows sensing near ground
- Compatible with all forms of logic
- Power drain suitable for battery operation

#### Features

•	Wide single supply		
	Voltage range		2.0 V <sub>DC</sub> to 36 V <sub>DC</sub>
	or dual supplies	±	1.0 V <sub>DC</sub> to ±18 V <sub>DC</sub>
•	Very low supply current dent of supply voltage $5.0 V_{DC}$ )	drain (1.0	(0.8 mA)—indepen- mW/comparator at
	Low input biasing current		25 nA
	Low input offset current		±5 nA
	and maximum offset voltage	je	±3 mV
	Input common-mode volt	age ra	nge includes ground
•	Differential input voltage supply voltage	range	equal to the power
	Low output		250 mV at 4 mA

- saturation voltage
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems





#### DETECTOR MC4344 • MC4044

PHASE-FREQUENCY

The MC4344/4044 consists of two digital phase detectors, a charge pump, and an amplifier. In combination with a voltage controlled multivibrator (such as the MC4324/4024 or MC1648), it is useful in a broad range of phase-locked loop applications. The circuit accepts MTTL waveforms at the R and V inputs and generates an error voltage that is proportional to the frequency and/or phase difference of the input signals. Phase detector #1 is intended for use in systems requiring zero frequency and phase difference at lock. Phase detector #2 is used if quadrature lock is desired. Phase detector #2 can also be used to indicate that the main loop, utilizing phase detector #1, is out of lock.



v



CHARGE PUMP

AMPLIFIER

D1

U2

-012

• 6 D2

2



# UTO-572

#### Reverse Isolation Amplifiers 50-500 MHz



#### FEATURES

- High Reverse Isolation
- Wideband
- Low VSWR



#### ELECTRICAL SPECIFICATIONS (Measured in a 50-ohm system @ + 15 VDC nominal unless otherwise noted)

	Characteristic	Typical T <sub>C</sub> = 25°C	Guaranteed Specifications		
Symbol			$T_{\rm C} = 0^{\circ}-50^{\circ}{\rm C}$	$T_{C} = -55^{\circ} + 85^{\circ}C$	Unit
BW	Frequency Range	50-500	50-500	50-500	MHz
GP	Small Signal Gain	18.5	18.0 Min.	17.0 Min.	dB
-	Gain Flatness	±0.3	±0.5 Max.	± 1.0 Max.	dB
NF	Noise Figure	3.0	3.5 Max.	3.7 Max.	dB
-	Reverse Isolation	50	45	45	dB
P <sub>1dB</sub>	Power Output @ + 1 dB Compression	+ 12.0	+ 11.0 Min.	+ 10.0 Min.	dBm
-	Input VSWR	1.5:1	2.0:1 Max.	2.0:1 Max.	_
- 1	Output VSWR	1.5:1	2.0:1 Max.	2.0:1 Max.	_
IP <sub>3</sub>	Two Tone 3rd Order Intercept Point	+ 24.0		-	dBm
IP <sub>2</sub>	Two Tone 2nd Order Intercept Point	+ 34.0	_	-	dBm
HP <sub>2</sub>	One Tone 2nd Harmonic Intercept Point	+ 42.0	-	-	dBm
Ι <sub>D</sub>	DC Current	32			mA

#### TYPICAL PERFORMANCE OVER TEMPERATURE (@ +15 VDC unless otherwise noted)



#### WEIGHT: (typical) UTO-2.1 grams; UTC-21.5 grams

# UTM-1055

#### High Gain Modular Amplifier 10-1000 MHz

#### FEATURES

- MODAMP<sup>™</sup> Silicon Monolithic Gain Stages
- Gain: 16.2 dB (Typ.)
- Output Power: +16.5 dBm (Typ.)
- Increased Reliability



ELECTRICAL SPECIFICATIONS	(Measured in a 50-ohm system of	a + 15 VDC nominal)
---------------------------	---------------------------------	---------------------

	Characteristic	Typicai T <sub>C</sub> = 25°C	Guaranteed Specifications		
Symbol			T <sub>C</sub> = 0°-50°C	$T_{C} = -55^{\circ} - +85^{\circ}C$	Unit
ВW	Frequency Range	10-1000	10-1000	10-1000	MHz
GP	Small Signal Gain	16.2	15.5 Min.	15.0 Min.	dB
_	Gain Flatness	±0.2	±0.7 Max.	±0.7 Max.	dB
NF	Noise Figure	7.0	8.0 Max.	8.5 Max.	dB
Pide	Power Output @ + 1 dB Compression	+ 16.5	+ 15.0 Min.	+ 12.0 Min.	dBm
_	Input VSWR	1.4:1	1.7:1 Max.	1.7:1 Max.	—
-	Output VSWR	1.2:1	1.7:1 Max.	1.7:1 Max.	
IP3	Two Tone 3rd Order Intercept Point	+ 29.0		-	dBm
IP2	Two Tone 2nd Order Intercept Point	+ 45.0		-	dBm
HP,	One Tone 2nd Harmonic Intercept Point	+ 50.0	_	-	dBm
l <sub>D</sub>	DC Current	135			mA

#### TYPICAL PERFORMANCE OVER TEMPERATURE (@ +15 VDC unless otherwise noted)



Note 1: Values refer to 1st and 2nd stage transistors respectively.

WEIGHT: (typical) - 2.1 grams

"R" Series Burn-In Temperature ..... + 85°C

**WJ-A18-1** 

#### 10 TO 1000 MHz **TO-8 CASCADABLE AMPLIFIER**

- HIGH OUTPUT LEVEL: +16 dBm (TYP.)
- HIGH THIRD ORDER I. P. +30 dBm (TYP.)
- LOW VSWR: 1.5:1 (TYP.)

**Specifications\*** 



#### **Outline Drawings**



A18-1



DIMENSIONS ARE IN INCHES (MILLIMETERS) 2.005 (.13) UNLESS OTHERWISE SPECIFIED

\*Measured in a 50-ohm system at +15 Vdc Nominal.

#### Typical Intermodulation Performance at 25°C

Second Order Harmonic Intercept Point	+45 dBm (Typ.)
Second Order Two-Tone Intercept Point	+42 dBm (Typ.)
Third Order Two-Tone Intercept Point	+30 dBm (Typ.)

#### **Absolute Maximum Ratings**

Storage Temperature	to +125°C
Maximum Case Temperature	125°C
Maximum DC Voltage	+17 Volts
Maximum Continuous RF Input Power	+13 dBm
Maximum Short Term RF Input Power	Milliwatts
(1 Mir	nute Max.)
Maximum Peak Power	0.5 Watt
(3)	usec Max.)
"S" Series Burn-In Temperature (Case)	125°C

Weight approximately 2.0 grams (0.07 oz.)

#### CA18-1



DIMENSIONS ARE 'N INCHES (MILLIMETERS) 2 015 I 381 UNLESS OTHERWISE SPECIFIED

"WJ-CA18 1 is standard WJ-A18-1 installed in miniature SMA comm t quaranteed over U°C to 50°C temperature rander. Sine Calcaded Thin 6 i

# **WJ-A19**

#### 10 TO 1000 MHz TO-8 CASCADABLE AMPLIFIER

- HIGH OUTPUT POWER: +21 dBm (TYP.)
- HIGH THIRD ORDER I.P.: +34 dBm (TYP.)



#### **Outline Drawings**





DIMENSIONS ARE IN INCHES (MILLIMETERS) = .005 (13) UNLESS OTHERWISE SPECIFIED

\*Measured in a 50-ohm system at +15 Vdc Nominal.

DC Current (Max.) at 15 Volts

#### Typical Intermodulation Performance at 25°C

Second Order Harmonic Intercept Point	+45 dBm (Typ.)
Second Order Two-Tone Intercept Point	.+40 dBm (Typ.)
Third Order Two-Tone Intercept Point	.+34 dBm (Typ.)

100 mA

109 mA

114 mA

#### **Absolute Maximum Ratings**

Storage Temperature	62°C to +125°C
Maximum Case Temperature	
Maximum DC Voltage	+17 Volts
Maximum Continuous RF Input Power	+17 dBm
Maximum Short Term RF Input Power	+20 dBm (1 Minute Max.)
Maximum Peak Power	0.5 Watt (3 µsec Max.)
"S" Series Burn-In Temperature (Case)	

Weight approximately 2.0 grams (0.07 oz.)

CA19



DIMENSIONS ARE IN INCHES (MILLIMETERS) : 015 (38) UNLESS OTHERWISE SPECIFIED

\*WJ CA19 is standard WJ A19 installed in miniature SMA connector housing and guaranteed over 0 C to 50 C temperature range