

VLBA Technical Report No. 8
VLBA FOCUS-ROTATION CONTROL SYSTEM
VOLUME IIA
David Weber and Wayne Koski
June 1990

HIGH INTEGRATION 8-BIT MICROPROCESSOR

- **Integrated Feature Set**
 - Enhanced 8086-2 CPU
 - Clock Generator
 - 2 Independent DMA Channels
 - Programmable Interrupt Controller
 - 3 Programmable 16-Bit Timers
 - Programmable Memory and Peripheral Chip-Select Logic
 - Programmable Wait State Generator
 - Local Bus Controller
- **16-Bit Internal Architecture with 8-Bit Data Bus Interface**
- **High-Performance 8 MHz Processor**
 - At 8 MHz Provides 2 Times the Performance of the Standard 8088
 - 2 MByte/Sec Bus Bandwidth Interface @ 8 MHz
- **Direct Addressing Capability to 1 MByte of Memory and 64 KByte I/O**
- **Completely Object Code Compatible with All Existing 8086/8088 Software**
 - 10 New Instruction Types
- **Complete System Development Support**
 - Development Software: ASM86 Assembler, PL/M-86, Pascal-86, Fortran-86, C-86, and System Utilities
 - In-Circuit-Emulator (I²CE™-186/188)
- **High Performance Numerical Coprocessing Capability Through 8087 Interface**
- **Available in 68 Pin:**
 - Ceramic Leadless Chip Carrier (LCC)
 - Ceramic Pin Grid Array (PGA)
 - Plastic Leaded Chip Carrier (PLCC)

(See Packaging Outlines and Dimensions, Order # 231369)
- **Available in EXPRESS**
 - Standard Temperature with Burn-In
 - Extended Temperature Range (-40°C to +85°C)




Figure 1. 80188 Block Diagram

210706-1

The Intel 80188 is a highly integrated microprocessor with an 8-bit data bus interface and a 16-bit internal architecture to give high performance. The 80188 effectively combines 15-20 of the most common 8088 system components onto one. The 80188 provides two times greater throughput than the standard 5 MHz 8088. The 80188 is upward compatible with 8086 and 8088 software and adds 10 new instruction types to the existing set.




Figure 2. 80188 Pinout Diagram

9-152

Table 1. 80188 Pin Description

Symbol	Pin No.	Type	Name and Function
Vcc	9 43	I I	SYSTEM POWER: +5 volt power supply.
Vss	28 60	I I	SYSTEM GROUND
RESET	57	O	RESET OUTPUT: Indicates that the 80188 CPU is being reset, and can be used as a system reset. It is active HIGH, synchronized with the processor clock, and lasts an integer number of clock periods corresponding to the length of the RES signal.
X1 X2	59 58	I O	CRYSTAL INPUTS: X1 and X2 provide external connections for a fundamental mode parallel resonant crystal for the internal oscillator. Instead of using a crystal, an external clock may be applied to X1 while minimizing stray capacitance on X2. The input or oscillator frequency is internally divided by two to generate the clock signal (CLKOUT).
CLKOUT	56	O	CLOCK OUTPUT: Provides the system with a 50% duty cycle waveform. All device pin timings are specified relative to CLKOUT.
RES	24	I	PROCESSOR RESET: Causes the 80188 to immediately terminate its present activity, clear the internal logic, and enter a dormant state. This signal may be asynchronous to the 80188 clock. The 80188 begins fetching instructions approximately 6½ clock cycles after RES is returned HIGH. For proper initialization, Vcc must be within specifications and the clock signal must be stable for more than 4 clocks with RES held low. RES is internally synchronized. This input is provided with a Schmitt-trigger to facilitate power-on RES generation via an RC network. When RES occurs, the 80188 will drive the status lines to an inactive level for one clock, and then float them.
TEST	47	I	TEST: Is examined by the WAIT instruction. If the TEST input is HIGH when "WAIT" execution begins, instruction execution will suspend. TEST will be resampled until it goes LOW, at which time execution will resume. If interrupts are enabled while the 80188 is waiting for TEST, interrupts will be serviced. This input is synchronized internally.
TMR IN 0 TMR IN 1	20 21	I I	TIMER INPUTS: Are used either as clock or control signals, depending upon the programmed timer mode. These inputs are active HIGH (or LOW-to-HIGH transitions are counted) and internally synchronized.
TMR OUT 0 TMR OUT 1	22 23	O O	TIMER OUTPUTS: Are used to provide single pulse or continuous waveform generation, depending upon the timer mode selected.
DRQ0 DRQ1	18 19	I I	DMA REQUEST: Is asserted HIGH by an external device when it is ready for DMA Channel 0 or 1 to perform a transfer. These signals are level-triggered and internally synchronized.
NMI	46	I	NON-MASKABLE INTERRUPT: Causes a Type 2 interrupt. An NMI transition from LOW to HIGH is latched and synchronized internally, and initiates the interrupt at the next instruction boundary. NMI must be asserted for at least one clock. The Non-Maskable interrupt cannot be avoided by programming.
INT0 INT1 INT2/INTA0 INT3/INTA1	45 44 42 41	I I I/O I/O	MASKABLE INTERRUPT REQUESTS: Can be requested by activating one of these pins. When configured as inputs, these pins are active HIGH. Interrupt Requests are synchronized internally. INT2 and INT3 may be configured to provide active-LOW interrupt-acknowledge output signals. All interrupt inputs may be configured to be either edge- or level-triggered. To ensure recognition, all interrupt requests must remain active until the interrupt is acknowledged. When slave mode is selected, the function of these pins changes (see Interrupt Controller section of this data sheet).

Table 1. 80188 Pin Description (Continued)

Symbol	Pin No.	Type	Name and Function															
A19/S6 A18/S5 A17/S4 A16/S3	65 66 67 68	O O O O	ADDRESS BUS OUTPUTS (16-19) and BUS CYCLE STATUS (3-6): Indicate the four most significant address bits during T ₁ . These signals are active HIGH. During T ₂ , T ₃ , T _W , and T ₄ , status information is available on these lines as encoded below: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th colspan="2">Low</th> <th colspan="2">High</th> </tr> <tr> <th>S6</th> <th>Processor Cycle</th> <th colspan="2">DMA Cycle</th> </tr> </thead> <tbody> <tr> <td colspan="4">S3, S4, and S5 are defined as LOW during T₂-T₄. The status pins float during HOLD/HLDA.</td> </tr> </tbody> </table>	Low		High		S6	Processor Cycle	DMA Cycle		S3, S4, and S5 are defined as LOW during T ₂ -T ₄ . The status pins float during HOLD/HLDA.						
Low		High																
S6	Processor Cycle	DMA Cycle																
S3, S4, and S5 are defined as LOW during T ₂ -T ₄ . The status pins float during HOLD/HLDA.																		
AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0	2 4 6 8 11 13 15 17	I/O I/O I/O I/O I/O I/O I/O	ADDRESS/DATA BUS (0-7): Signals constitute the time multiplexed memory or I/O address (T ₁) and data (T ₂ , T ₃ , T _W , and T ₄) bus. The bus is active HIGH.															
A15 A14 A13 A12 A11 A10 A9 A8	1 3 5 7 10 12 14 16	O O O O O O O O	ADDRESS-ONLY BUS (8-15): Containing valid address from T ₁ -T ₄ . The bus is active HIGH.															
S7	64	O	This signal is HIGH to indicate that the 80188 has an 8-bit data bus. S7 floats during HOLD.															
ALE/QS0	61	O	ADDRESS LATCH ENABLE/QUEUE STATUS 0: Is provided by the 80188 to latch the address. ALE is active HIGH. Addresses are guaranteed to be valid on the trailing edge of ALE. The ALE rising edge is generated off the rising edge of the CLKOUT immediately preceding T ₁ of the associated bus cycle, effectively one-half clock cycle earlier than in the 8088. The trailing edge is generated off the CLKOUT rising edge in T ₁ as in the 8088. Note that ALE is never floated.															
WR/QS1	63	O	WRITE STROBE/QUEUE STATUS 1: Indicates that the data on the bus is to be written into a memory or an I/O device. WR is active for T ₂ , T ₃ , and T _W of any write cycle. It is active LOW, and floats during HOLD. When the 80188 is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>QS1</th> <th>QS0</th> <th>Queue Operation</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>No Queue Operation</td> </tr> <tr> <td>0</td> <td>1</td> <td>First Opcode Byte Fetched from the Queue</td> </tr> <tr> <td>1</td> <td>1</td> <td>Subsequent Byte Fetched from the Queue</td> </tr> <tr> <td>1</td> <td>0</td> <td>Empty the Queue</td> </tr> </tbody> </table>	QS1	QS0	Queue Operation	0	0	No Queue Operation	0	1	First Opcode Byte Fetched from the Queue	1	1	Subsequent Byte Fetched from the Queue	1	0	Empty the Queue
QS1	QS0	Queue Operation																
0	0	No Queue Operation																
0	1	First Opcode Byte Fetched from the Queue																
1	1	Subsequent Byte Fetched from the Queue																
1	0	Empty the Queue																

Table 1. 80188 Pin Description (Continued)

Symbol	Pin No.	Type	Name and Function																																								
$\overline{RD}/\overline{QSMO}$	62	I/O	READ STROBE: Is an active LOW signal which indicates that the 80188 is performing a memory or I/O read cycle. It is guaranteed not to go LOW before the A/D bus is floated. An internal pull-up ensures that \overline{RD} is HIGH during RESET. Following RESET the pin is sampled to determine whether the 80188 is to provide ALE, \overline{RD} , and \overline{WR} , or queue status information. To enable Queue Status Mode, \overline{RD} must be connected to GND. \overline{RD} will float during bus hold.																																								
ARDY	55	I	ASYNCHRONOUS READY: Informs the 80188 that the addressed memory space or I/O device will complete a data transfer. The ARDY pin accepts a rising edge that is asynchronous to CLKOUT and is active HIGH. The falling edge of ARDY must be synchronized to the 80188 clock. Connecting ARDY HIGH will always assert the ready condition to the CPU. If this line is unused, it should be tied LOW to yield control to the SRDY pin.																																								
SRDY	49	I	SYNCHRONOUS READY: Informs the 80188 that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active-HIGH input synchronized to CLKOUT. The use of SRDY allows a relaxed system timing over ARDY. This is accomplished by elimination of the one-half clock cycle required to internally synchronize the ARDY input signal. Connecting SRDY high will always assert the ready condition to the CPU. If this line is unused, it should be tied LOW to yield control to the ARDY pin.																																								
LOCK	48	O	LOCK: Output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is requested by the LOCK prefix instruction and is activated at the beginning of the first data cycle associated with the instruction following the LOCK prefix. It remains active until the completion of that instruction. No instruction prefetching will occur while LOCK is asserted. When executing more than one LOCK instruction, always make sure there are 6 bytes of code between the end of the first LOCK instruction and the start of the second LOCK instruction. LOCK is active LOW, is driven HIGH for one clock during RESET, and then floated.																																								
$\overline{S0}$ $\overline{S1}$ $\overline{S2}$	52 53 54	O O O	<p>BUS CYCLE STATUS $\overline{S0}$-$\overline{S2}$: Are encoded to provide bus-transaction information:</p> <table border="1"> <thead> <tr> <th colspan="4">80188 Bus Cycle Status Information</th> </tr> <tr> <th>$\overline{S2}$</th> <th>$\overline{S1}$</th> <th>$\overline{S0}$</th> <th>Bus Cycle Initiated</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Interrupt Acknowledge</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Read I/O</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Write I/O</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Halt</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Instruction Fetch</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Read Data from Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Write Data to Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Passive (no bus cycle)</td> </tr> </tbody> </table> <p>The status pins float during "HOLD." $\overline{S2}$ may be used as a logical M/I/O indicator, and $\overline{S1}$ as a DT/R indicator.</p>	80188 Bus Cycle Status Information				$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	Bus Cycle Initiated	0	0	0	Interrupt Acknowledge	0	0	1	Read I/O	0	1	0	Write I/O	0	1	1	Halt	1	0	0	Instruction Fetch	1	0	1	Read Data from Memory	1	1	0	Write Data to Memory	1	1	1	Passive (no bus cycle)
80188 Bus Cycle Status Information																																											
$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	Bus Cycle Initiated																																								
0	0	0	Interrupt Acknowledge																																								
0	0	1	Read I/O																																								
0	1	0	Write I/O																																								
0	1	1	Halt																																								
1	0	0	Instruction Fetch																																								
1	0	1	Read Data from Memory																																								
1	1	0	Write Data to Memory																																								
1	1	1	Passive (no bus cycle)																																								

Table 1. 80188 Pin Description (Continued)

Symbol	Pin No.	Type	Name and Function
HOLD (input)	50	I	HOLD: Indicates that another bus master is requesting the local bus. The HOLD input is active HIGH. HOLD may be asynchronous with respect to the 80188 clock. The 80188 will issue a HLDA in response to a HOLD request at the end of T_4 or T_1 . Simultaneous with the issuance of HLDA, the 80188 will float the local bus and control lines. After HOLD is detected as being LOW, the 80188 will lower HLDA. When the 80188 needs to run another bus cycle, it will again drive the local bus and control lines.
HLDA (output)	51	O	
UCS	34	O	UPPER MEMORY CHIP SELECT: Is an active LOW output whenever a memory reference is made to the defined upper portion (1K-256K block) of memory. This line is not floated during bus HOLD. The address range activating UCS is software programmable.
LCS	33	O	LOWER MEMORY CHIP SELECT: Is active LOW whenever a memory reference is made to the defined lower portion (1K-256K) of memory. This line is not floated during bus HOLD. The address range activating LCS is software programmable.
$\overline{MCS0}$ $\overline{MCS1}$ $\overline{MCS2}$ $\overline{MCS3}$	38 37 36 35	O O O O	MID-RANGE MEMORY CHIP SELECT SIGNALS: Are active LOW when a memory reference is made to the defined mid-range portion of memory (8K-512K). These lines are not floated during bus HOLD. The address ranges activating $\overline{MCS0}$ -3 are software programmable.
$\overline{PCS0}$ $\overline{PCS1}$ $\overline{PCS2}$ $\overline{PCS3}$ $\overline{PCS4}$	25 27 28 29 30	O O O O O	PERIPHERAL CHIP SELECT SIGNALS 0-4: Are active LOW when a reference is made to the defined peripheral area (64K byte I/O space). These lines are not floated during bus HOLD. The address ranges activating $\overline{PCS0}$ -4 are software programmable.
$\overline{PCS5}/A1$	31	O	PERIPHERAL CHIP SELECT 5 or LATCHED A1: May be programmed to provide a sixth peripheral chip select, or to provide an internally latched A1 signal. The address range activating $\overline{PCS5}$ is software programmable. When programmed to provide latched A1, rather than $\overline{PCS5}$, this pin will retain the previously latched value of A1 during a bus HOLD. A1 is active HIGH.
$\overline{PCS6}/A2$	32	O	PERIPHERAL CHIP SELECT 6 or LATCHED A2: May be programmed to provide a seventh peripheral chip select, or to provide an internally latched A2 signal. The address range activating $\overline{PCS6}$ is software programmable. When programmed to provide latched A2, rather than $\overline{PCS6}$, this pin will retain the previously latched value of A2 during a bus HOLD. A2 is active HIGH.
DT/R	40	O	DATA TRANSMIT/RECEIVE: Controls the direction of data flow through an external data bus transceiver. When LOW, data is transferred to the 80188. When HIGH the 80188 places write data on the data bus.
DEN	39	O	DATA ENABLE: Is provided as a data bus transceiver output enable. DEN is active LOW during each memory and I/O access. DEN is HIGH whenever DT/R changes state.

FUNCTIONAL DESCRIPTION

Introduction

The following Functional Description describes the base architecture of the 80188. The 80188 is a very high integration 8-bit microprocessor. It combines 15-20 of the most common microprocessor system components onto one chip while providing twice the performance of the standard 8088. The 80188 is object code compatible with the 8086, 8088 microprocessors and adds 10 new instruction types to the 8086, 8088 instruction set.

80188 BASE ARCHITECTURE

The 8086, 8088, 80186, 80188 and 80286 family all contain the same basic set of registers, instructions, and addressing modes. The 80188 processor is upward compatible with the 8086, 8088, 80186, and 80286 CPUs.

Register Set

The 80188 base architecture has fourteen registers as shown in Figures 3a and 3b. These registers are grouped into the following categories.

GENERAL REGISTERS

Eight 16-bit general purpose registers may be used for arithmetic and logical operands. Four of these (AX, BX, CX, and DX) can be used as 16-bit registers or split into pairs of separate 8-bit registers.




Figure 3a. 80188 Register Set

SEGMENT REGISTERS

Four 16-bit special purpose registers select, at any given time, the segments of memory that are immediately addressable for code, stack, and data. (For usage, refer to Memory Organization.)

BASE AND INDEX REGISTERS

Four of the general purpose registers may also be used to determine offset addresses of operands in memory. These registers may contain base addresses or indexes to particular locations within a segment. The addressing mode selects the specific registers for operand and address calculations.

STATUS AND CONTROL REGISTERS

Two 16-bit special purpose registers record or alter certain aspects of the 80188 processor state. These are the Instruction Pointer Register, which contains the offset address of the next sequential instruction to be executed, and the Status Word Register, which contains status and control flag bits (see Figures 3a and 3b).

STATUS WORD DESCRIPTION

The Status Word records specific characteristics of the result of logical and arithmetic instructions (bits 0, 2, 4, 6, 7, and 11) and controls the operation of the 80188 within a given operating mode (bits 8, 9, and 10). The Status Word Register is 16 bits wide. The function of the Status word bits is shown in Table 2.




Figure 3b. Status Word Format

Table 2. Status Word Bit Functions

Bit Position	Name	Function
0	CF	Carry Flag—Set on high-order bit carry or borrow; cleared otherwise
2	PF	Parity Flag—Set if low-order 8 bits of result contain an even number of 1-bits; cleared otherwise
4	AF	Set on carry from or borrow to the low order four bits of AL; cleared otherwise
6	ZF	Zero Flag—Set if result is zero; cleared otherwise
7	SF	Sign Flag—Set equal to high-order bit of result (0 if positive, 1 if negative)
8	TF	Single Step Flag—Once set, a single step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt.
9	IF	Interrupt-Enable Flag—When set, maskable interrupts will cause the CPU to transfer control to an interrupt vector specified location.
10	DF	Direction Flag—Causes string instructions to auto decrement the appropriate index register when set. Clearing DF causes auto increment.
11	OF	Overflow Flag—Set if the signed result cannot be expressed within the number of bits in the destination operand; cleared otherwise

Instruction Set

The instruction set is divided into seven categories: data transfer, arithmetic, shift/rotate/logical, string manipulation, control transfer, high-level instructions, and processor control. These categories are summarized in Figure 4.

An 80188 instruction can reference anywhere from zero to several operands. An operand can reside in a register, in the instruction itself, or in memory. Specific operand addressing modes are discussed later in this data sheet.

Memory Organization

Memory is organized in sets of segments. Each segment is a linear contiguous sequence of up to 64K (2¹⁶) 8-bit bytes. Memory is addressed using a two-component address (a pointer) that consists of a 16-bit base segment and a 16-bit offset. The 16-bit base values are contained in one of four internal segment registers (code, data, stack, extra). The physical address is calculated by shifting the base value LEFT by four bits and adding the 16-bit offset value to yield a 20-bit physical address (see Figure 5). This allows for a 1 MByte physical address size.

All instructions that address operands in memory must specify the base segment and the 16-bit offset value. For speed and compact instruction encoding, the segment register used for physical address generation is implied by the addressing mode used (see Table 3). These rules follow the way programs are written (see Figure 6) as independent modules that require areas for code and data, a stack, and access to external data areas.

Special segment override instruction prefixes allow the implicit segment register selection rules to be overridden for special cases. The stack, data, and extra segments may coincide for simple programs.

GENERAL PURPOSE		MOV	Move byte or word
MOV	Move byte or word	INS	Input bytes or word string
PUSH	Push word onto stack	OUTS	Output bytes or word string
POP	Pop word off stack	CMPS	Compare byte or word string
PUSHA	Push all registers on stack	SCAS	Scan byte or word string
POPA	Pop all registers from stack	LODS	Load byte or word string
XCHG	Exchange byte or word	STOS	Store byte or word string
XLAT	Translate byte	REP	Repeat
INPUT/OUTPUT		REPE/REPZ	Repeat while equal/zero
IN	Input byte or word	REPNE/REPZ	Repeat while not equal/not zero
OUT	Output byte or word	LOGICALS	
ADDRESS OBJECT		NOT	"Not" byte or word
LEA	Load effective address	AND	"And" byte or word
LDS	Load pointer using DS	OR	"Inclusive or" byte or word
LES	Load pointer using ES	XOR	"Exclusive or" byte or word
FLAG TRANSFER		TEST	"Test" byte or word
LAHF	Load AH register from flags	SHIFTS	
SAHF	Store AH register in flags	SHL/SAL	Shift logical/arithmetic left byte or word
PUSHF	Push flags onto stack	SHR	Shift logical right byte or word
POPF	Pop flags off stack	SAR	Shift arithmetic right byte or word
ADDITION		ROTATES	
ADD	Add byte or word	ROL	Rotate left byte or word
ADC	Add byte or word with carry	ROR	Rotate right byte or word
INC	Increment byte or word by 1	RCL	Rotate through carry left byte or word
AAA	ASCII adjust for addition	RCR	Rotate through carry right byte or word
DAA	Decimal adjust for addition	FLAG OPERATIONS	
SUBTRACTION		STC	Set carry flag
SUB	Subtract byte or word	CLC	Clear carry flag
SBB	Subtract byte or word with borrow	CMC	Complement carry flag
DEC	Decrement byte or word by 1	STD	Set direction flag
NEG	Negate byte or word	CLD	Clear direction flag
CMP	Compare byte or word	STI	Set interrupt enable flag
AAS	ASCII adjust for subtraction	CLI	Clear interrupt enable flag
DAS	Decimal adjust for subtraction	EXTERNAL SYNCHRONIZATION	
MULTIPLICATION		HLT	Halt until interrupt or reset
MUL	Multiply byte or word unsigned	WAIT	Wait for TEST pin active
IMUL	Integer multiply byte or word	ESC	Escape to extension processor
AAM	ASCII adjust for multiply	LOCK	Lock bus during next instruction
DIVISION		NO OPERATION	
DIV	Divide byte or word unsigned	NOP	No operation
IDIV	Integer divide byte or word	HIGH LEVEL INSTRUCTIONS	
AAD	ASCII adjust for division	ENTER	Format stack for procedure entry
CBW	Convert byte to word	LEAVE	Restore stack for procedure exit
CWD	Convert word to doubleword	BOUND	Detects values outside prescribed range

Figure 4. 80188 Instruction Set

CONDITIONAL TRANSFERS		JO	Jump if overflow
JA/JNBE	Jump if above/not below not equal	JP/JPE	Jump if parity/parity even
JAE/JNB	Jump if above or equal/not below	JS	Jump if sign
JB/JNAE	Jump if below/not above not equal	UNCONDITIONAL TRANSFERS	
JBE/JNA	Jump if below or equal/not above	CALL	Call procedure
JC	Jump if carry	RET	Return from procedure
JE/JZ	Jump if equal/zero	JMP	Jump
JG/JNLE	Jump if greater/not less not equal	ITERATION CONTROLS	
JGE/JNL	Jump if greater or equal/not less	LOOP	Loop
JL/JNGE	Jump if less/not greater not equal	LOOPE/LOOPZ	Loop if equal/zero
JLE/JNG	Jump if less or equal/not greater	LOOPNE/LOOPNZ	Loop if not equal/not zero
JNC	Jump if not carry	JCXZ	Jump if register CX = 0
JNE/JNZ	Jump if not equal/not zero	INTERRUPTS	
JNO	Jump if not overflow	IHT	Interrupt
JNP/JPO	Jump if not parity/parity odd	INTO	Interrupt if overflow
JNS	Jump if not sign	IRET	Interrupt return

Figure 4. 80188 Instruction Set (Continued)

To access operands that do not reside in one of the four immediately available segments, a full 32-bit pointer can be used to reload both the base (segment) and offset values.




Figure 5. Two Component Address

Table 3. Segment Register Selection Rules

Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule
Instructions	Code (CS)	Instruction prefetch and immediate data.
Stack	Stack (SS)	All stack pushes and pops; any memory references which use BP Register as a base register.
External Data (Global)	Extra (ES)	All string instruction references which use the DI register as an index.
Local Data	Data (DS)	All other data references.




Figure 6. Segmented Memory Helps Structure Software

Addressing Modes

The 80188 provides eight categories of addressing modes to specify operands. Two addressing modes are provided for instructions that operate on register or immediate operands:

- **Register Operand Mode:** The operand is located in one of the 8- or 16-bit general registers.
- **Immediate Operand Mode:** The operand is included in the instruction.

Six modes are provided to specify the location of an operand in a memory segment. A memory operand address consists of two 16-bit components: a segment base and an offset. The segment base is supplied by a 16-bit segment register either implicitly chosen by the addressing mode or explicitly chosen by a segment override prefix. The offset, also called the effective address, is calculated by summing any combination of the following three address elements:

- the *displacement* (an 8- or 16-bit immediate value contained in the instruction);
- the *base* (contents of either the BX or BP base registers); and
- the *index* (contents of either the SI or DI index registers).

Any carry out from the 16-bit addition is ignored. Eight-bit displacements are sign extended to 16-bit values.

Combinations of these three address elements define the six memory addressing modes, described below.

- **Direct Mode:** The operand's offset is contained in the instruction as an 8- or 16-bit displacement element.
- **Register Indirect Mode:** The operand's offset is in one of the registers SI, DI, BX, or BP.
- **Based Mode:** The operand's offset is the sum of an 8- or 16-bit displacement and the contents of a base register (BX or BP).
- **Indexed Mode:** The operand's offset is the sum of an 8- or 16-bit displacement and the contents of an index register (SI or DI).
- **Based Indexed Mode:** The operand's offset is the sum of the contents of a base register and an index register.
- **Based Indexed Mode with Displacement:** The operand's offset is the sum of a base register's contents, an index register's contents, and an 8- or 16-bit displacement.

Data Types

The 80188 directly supports the following data types:

- **Integer:** A signed binary numeric value contained in an 8-bit byte or a 16-bit word. All operations assume a 2's complement representation. Signed 32- and 64-bit integers are supported using an 8087 Numeric Data Coprocessor with the 80188.
- **Ordinal:** An unsigned binary numeric value contained in an 8-bit byte or a 16-bit word.
- **Pointer:** A 16- or 32-bit quantity, composed of a 16-bit offset component or a 16-bit segment base component in addition to a 16-bit offset component.
- **String:** A contiguous sequence of bytes or words. A string may contain from 1 to 64K bytes.
- **ASCII:** A byte representation of alphanumeric and control characters using the ASCII standard of character representation.
- **BCD:** A byte (unpacked) representation of the decimal digits 0-9.
- **Packed BCD:** A byte (packed) representation of two decimal digits (0-9). One digit is stored in each nibble (4-bits) of the byte.
- **Floating Point:** A signed 32-, 64-, or 80-bit real number representation. (Floating point operands are supported using an 8087 Numeric Data Coprocessor with the 80188.)

In general, individual data elements must fit within defined segment limits. Figure 7 graphically represents the data types supported by the 80188.

I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. Separate instructions address the I/O space with either an 8-bit port address, specified in the instruction, or a 16-bit port address in the DX register. 8-bit port addresses are zero extended such that A₁₅-A₈ are LOW. I/O port addresses 00FB(H) through 00FF(H) are reserved.

Interrupts

An interrupt transfers execution to a new program location. The old program address (CS:IP) and machine state (Status Word) are saved on the stack to allow resumption of the interrupted program. Interrupts fall into three classes: hardware initiated, INT instructions, and instruction exceptions. Hardware initiated interrupts occur in response to an external input and are classified as non-maskable or maskable.




Figure 7. 80188 Supported Data Types

Programs may cause an interrupt with an INT instruction. Instruction exceptions occur when an unusual condition, which prevents further instruction processing, is detected while attempting to execute an instruction. If the exception was caused by executing an ESC instruction with the ESC trap bit set in the relocation register, the return instruction will point to the ESC instruction, or to the segment override prefix immediately preceding the ESC instruction if the prefix was present. In all other cases, the

return address from an exception will point at the instruction immediately following the instruction causing the exception.

A table containing up to 256 pointers defines the proper interrupt service routine for each interrupt. Interrupts 0-31, some of which are used for instruction exceptions, are reserved. Table 4 shows the 80188 predefined types and default priority levels. For each interrupt, an 8-bit vector must be supplied to the 80188 which identifies the appropriate table entry. Exceptions supply the interrupt vector internally. In addition, internal peripherals and noncascaded external interrupts will generate their own vectors through the internal interrupt controller. INT instructions contain or imply the vector and allow access to all 256 interrupts. Maskable hardware initiated interrupts supply the 8-bit vector to the CPU during an interrupt acknowledge bus sequence. Non-maskable hardware interrupts use a predefined internally supplied vector.

Interrupt Sources

The 80188 can service interrupts generated by software or hardware. The software interrupts are generated by specific instructions (INT, ESC, unused OP, etc.) or the results of conditions specified by instructions (array bounds check, INTO, DIV, IDIV, etc.). All interrupt sources are serviced by an indirect call through an element of a vector table. This vector table is indexed by using the interrupt vector type (Table 4), multiplied by four. All hardware-generated interrupts are sampled at the end of each instruction. Thus, the software interrupts will begin service first. Once the service routine is entered and interrupts are enabled, any hardware source of sufficient priority can interrupt the service routine in progress.

The software generated 80188 interrupts are described below.

DIVIDE ERROR EXCEPTION (TYPE 0)

Generated when a DIV or IDIV instruction quotient cannot be expressed in the number of bits in the destination.

SINGLE-STEP INTERRUPT (TYPE 1)

Generated after most instructions if the TF flag is set. Interrupts will not be generated after prefix instructions (e.g., REP), instructions which modify segment registers (e.g., POP DS), or the WAIT instruction.

NON-MASKABLE INTERRUPT—NMI (TYPE 2)

An external interrupt source which cannot be masked.

Table 4. 80188 Interrupt Vectors

Interrupt Name	Vector Type	Vector Address	Default Priority	Related Instructions	Applicable Notes
Divide Error Exception	0	00H	1	DIV, IDIV	1
Single Step Interrupt	1	04H	1A	All	2
Non-Maskable Interrupt (NMI)	2	08H	1	All	
Breakpoint Interrupt	3	0CH	1	INT	1
INT0 Detected	4	10H	1	INT0	1
Overflow Exception					
Array Bounds Exception	5	14H	1	BOUND	1
Unused Opcode Exception	6	18H	1	Undefined Opcodes	1
ESC Opcode Exception	7	1CH	1	ESC Opcodes	1, 3
Timer 0 Interrupt	8	20H	2A		4
Timer 1 Interrupt	18	48H	2B		4
Timer 2 Interrupt	19	4CH	2C		4
Reserved	9	24H	3		
DMA 0 Interrupt	10	28H	4		
DMA 1 Interrupt	11	2CH	5		
INT0 Interrupt	12	30H	6		
INT1 Interrupt	13	34H	7		
INT2 Interrupt	14	38H	8		
INT3 Interrupt	15	3CH	9		
Reserved	16, 17	40H, 44H			
Reserved	20-31	50H...7CH			

NOTES:

- Default priorities for the interrupt sources are used only if the user does not program each source into a unique priority level.
- 1. Generated as a result of an instruction execution.
- 2. Performed in same manner as 80186.
- 3. An ESC opcode will cause a trap if the overflow bit is set in the peripheral control block relocation register.
- 4. All three timers constitute one source of request to the interrupt controller. As such, they share the same priority level with respect to other interrupt sources. However, the timers have a defined priority order among themselves (2A > 2B > 2C).

BREAKPOINT INTERRUPT (TYPE 3)

A one-byte version of the INT instruction. It uses 12 as an index into the service routine address table (because it is a type 3 interrupt).

INT0 DETECTED OVERFLOW EXCEPTION (TYPE 4)

Generated during an INTO instruction if the OF bit is set.

ARRAY BOUNDS EXCEPTION (TYPE 5)

Generated during a BOUND instruction if the array index is outside the array bounds. The array bounds are located in memory at a location indicated by one of the instruction operands. The other operand indicates the value of the index to be checked.

UNUSED OPCODE EXCEPTION (TYPE 6)

Generated if execution is attempted on undefined opcodes.

ESCAPE OPCODE EXCEPTION (TYPE 7)

Generated if execution is attempted of ESC opcodes (DBH-DFH). This exception will only be generated if a bit in the relocation register is set. The return address of this exception will point to the ESC instruction causing the exception. If a segment override prefix preceded the ESC instruction, the return address will point to the segment override prefix.

Hardware-generated interrupts are divided into two groups: maskable interrupts and non-maskable interrupts. The 80188 provides maskable hardware interrupts.

interrupt request pins INT0-INT3. In addition, maskable interrupts may be generated by the 80188 integrated DMA controller and the integrated timer unit. The vector types for these interrupts are shown in Table 4. Software enables these inputs by setting the interrupt flag bit (IF) in the Status Word. The interrupt controller is discussed in the peripheral section of this data sheet.

Further maskable interrupts are disabled while servicing an interrupt because the IF bit is reset as part of the response to an interrupt or exception. The saved Status Word will reflect the enable status of the processor prior to the interrupt. The interrupt flag will remain zero unless specifically set. The interrupt return instruction restores the Status Word, thereby restoring the original status of IF bit. If the interrupt return re-enables interrupts, and another interrupt is pending, the 80188 will immediately service the highest-priority interrupt pending, i.e., no instructions of the main line program will be executed.

Non-Maskable Interrupt Request (NMI)

A non-maskable interrupt (NMI) is also provided. This interrupt is serviced regardless of the state of the IF bit. A typical use of NMI would be to activate a power failure routine. The activation of this input causes an interrupt with an internally supplied vector value of 2. No external interrupt acknowledge sequence is performed. The IF bit is cleared at the beginning of an NMI interrupt to prevent maskable interrupts from being serviced.

Single-Step Interrupt

The 80188 has an internal interrupt that allows programs to execute one instruction at a time. It is called the single-step interrupt and is controlled by the single-step flag bit (TF) in the Status Word. Once this bit is set, an internal single-step interrupt will occur after the next instruction has been executed. The interrupt clears the TF bit and uses an internally supplied vector of 1. The IRET instruction is used to set the TF bit and transfer control to the next instruction to be single-stepped.

Initialization and Processor Reset

Processor initialization or startup is accomplished by driving the RES input pin LOW. RES forces the 80188 to terminate all execution and local bus activity. No instruction or bus activity will occur as long as RES is active. After RES becomes inactive and an internal processing interval elapses, the 80188 begins execution with the instruction at physical location FFFF0(H). RES also sets some registers to predefined values as shown in Table 5.

Table 5. 80188 Initial Register State after RESET

Status Word	F002(H)
Instruction Pointer	0000(H)
Code Segment	FFFF(H)
Data Segment	0000(H)
Extra Segment	0000(H)
Stack Segment	0000(H)
Relocation Register	20FF(H)
UMCS	FFFB(H)

THE 80188 COMPARED TO THE 80186

The 80188 CPU is an 8-bit processor designed around the 80186 internal structure. Most internal functions of the 80188 are identical to the equivalent 80186 functions. The 80188 handles the external bus the same way the 80186 does with the distinction of handling only 8 bits at a time. Sixteen bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. The differences between the 80188 and the 80186 are outlined below. Internally, there are three differences between the 80188 and the 80186. All changes are related to the 8-bit bus interface.

- The queue length is 4 bytes in the 80188, whereas the 80186 queue contains 6 bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8 bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 80188 BIU will fetch a new instruction to load into the queue each time there is a 1-byte hole, (space available) in the queue. The 80186 waits until a 2-byte space is available.
- The internal execution time of the instruction is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU may also be limited by the speed of instruction fetches when a series of simple operations occur. When the more sophisticated instructions of the 80188 are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The 80188 and 80186 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally well on an 80188 or an 80186.

The hardware interface of the 80188 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes.

- A8-A15—These pins are only address outputs on the 80188. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- BHE has no meaning on the 80188 and has been eliminated.

80188 Clock Generator

The 80188 provides an on-chip clock generator for both internal and external clock generation. The clock generator features a crystal oscillator, a divide-by-two counter, synchronous and asynchronous ready inputs, and reset circuitry.

Oscillator

The oscillator circuit of the 80188 is designed to be used with a parallel resonant fundamental mode crystal. This is used as the time base for the 80188. The crystal frequency selected will be double the CPU clock frequency. Use of an LC or RC circuit is not recommended with this oscillator. If an external oscillator is used, it can be connected directly to input pin X1 in lieu of a crystal. The output of the oscillator is not directly available outside the 80188. The recommended crystal configuration is shown in Figure 8.




Figure 8. Recommended 80188 Crystal Configuration

The following parameters may be used for choosing a crystal:

Temperature Range:	0 to 70°C
ESR (Equivalent Series Resistance):	30Ω max
C ₀ (Shunt Capacitance of Crystal):	7.0 pF max
C _L (Load Capacitance):	20 pF ± 2 pF
Drive Level:	1 mW max

Clock Generator

The 80188 clock generator provides the 50% duty cycle processor clock for the 80188. It does this by dividing the oscillator output by 2 forming the symmetrical clock. If an external oscillator is used, the state of the clock generator will change on the falling edge of the oscillator signal. The CLKOUT pin provides the processor clock signal for use outside the 80188. This may be used to drive other system components. All timings are referenced to the output clock.

READY Synchronization

The 80188 provides both synchronous and asynchronous ready inputs. Asynchronous ready synchronization is accomplished by circuitry which samples ARDY in the middle of T₂, T₃, and again in the middle of each T_W until ARDY is sampled HIGH. One-half CLKOUT cycle of resolution time is used for full synchronization of a rising ARDY signal. A high-to-low transition on ARDY may be used as an indication of the not ready condition but it must be performed synchronously to CLKOUT either in the middle of T₂, T₃, or T_W, or at the falling edge of T₂ or T_W.

A second ready input (SRDY) is provided to interface with externally synchronized ready signals. This input is sampled at the end of T₂, T₃, and again at the end of each T_W until it is sampled HIGH. By using this input rather than the asynchronous ready input the half-clock cycle resolution time penalty is eliminated.

This input must satisfy set-up and hold times to guarantee proper operation of the circuit.

In addition, the 80188, as part of the integrated chip-select logic, has the capability to program WAIT states for memory and peripheral blocks. This is discussed in the Chip Select/Ready Logic description.

RESET Logic

The 80188 provides both a RES input pin and a synchronized RESET output pin for use with other system components. The RES input pin on the 80188 is provided with hysteresis in order to facilitate power-on Reset generation via an RC network. RESET is guaranteed to remain active for at least five clocks given a RES input of at least six clocks. RESET may be delayed up to approximately two and one-half clocks behind RES.

Multiple 80188 processors may be synchronized through the RES input pin, since this input resets

both the processor and divide-by-two internal counter in the clock generator. In order to insure that the divide-by-two counters all begin counting at the same time, the active going edge of RES must satisfy a 25 ns setup time before the falling edge of the 80188 clock input. In addition, in order to insure that all CPUs begin executing in the same clock cycle, the reset must satisfy a 25 ns setup time before the rising edge of the CLKOUT signal of all the processors.

LOCAL BUS CONTROLLER

The 80188 provides a local bus controller to generate the local bus control signals. In addition, it employs a HOLD/HLDA protocol for relinquishing the local bus to other bus masters. It also provides outputs that can be used to enable external buffers and to direct the flow of data on and off the local bus.

Memory/Peripheral Control

The 80188 provides ALE, RD, and WR bus control signals. The RD and WR signals are used to strobe data from memory or I/O to the 80188 or to strobe data from the 80188 to memory or I/O. The ALE line provides a strobe to latch the address when it is valid. The 80188 local bus controller does not provide a memory/I/O signal. If this is required, use the S2 signal (which will require external latching), make the memory and I/O spaces nonoverlapping, or use only the integrated chip-select circuitry.

Transceiver Control

The 80188 generates two control signals for external transceiver chips. This capability allows the addition of transceivers for extra buffering without adding external logic. These control lines, DT/R and DEN, are generated to control the flow of data through the transceivers. The operation of these signals is shown in Table 6.

Table 6. Transceiver Control Signals Description

Pin Name	Function
DEN (Data Enable)	Enables the output drivers of the transceivers. It is active LOW during memory, I/O, or INTA cycles.
DT/R (Data Transmit/Receive)	Determines the direction of travel through the transceivers. A HIGH level directs data away from the processor during write operations, while a LOW level directs data toward the processor during a read operation.

Local Bus Arbitration

The 80188 uses a HOLD/HLDA system of local bus exchange. This provides an asynchronous bus exchange mechanism. This means multiple masters utilizing the same bus can operate at separate clock frequencies. The 80188 provides a single HOLD/HLDA pair through which all other bus masters may gain control of the local bus. External circuitry must arbitrate which external device will gain control of the bus when there is more than one alternate local bus master. When the 80188 relinquishes control of the local bus, it floats DEN, RD, WR, S0-S2, LOCK, A00-A07, A8-A19, S7, and DT/R to allow another master to drive these lines directly.

The 80188 HOLD latency time, i.e., the time between HOLD request and HOLD acknowledge, is a function of the activity occurring in the processor when the HOLD request is received. A HOLD request is the highest-priority activity request which the processor may receive; higher than instruction fetching or internal DMA cycles. However, if a DMA cycle is in progress, the 80188 will complete the transfer before relinquishing the bus. This implies that if a HOLD request is received just as a DMA transfer begins, the HOLD latency time can be as great as 4 bus cycles. This will occur if a DMA word transfer operation is taking place from an odd address to an odd address. This is a total of 16 clocks or more, if WAIT states are required. In addition, if locked transfers are performed, the HOLD latency time will be increased by the length of the locked transfer.

Local Bus Controller and Reset

During RESET the local bus controller will perform the following actions:

- Drive DEN, RD, and WR HIGH for one clock cycle, then float.

NOTE:

RD is also provided with an internal pull-up device to prevent the processor from inadvertently entering Queue Status mode during reset.

- Drive S0-S2 to the inactive state (all HIGH) and then float.
- Drive LOCK HIGH and then float.
- Three-state AD0-7, A8-19, S7, DT/R.
- Drive ALE LOW (ALE is never floated).
- Drive HLDA LOW.

INTERNAL PERIPHERAL INTERFACE

All the 80188 integrated peripherals are controlled by 16-bit registers contained within an internal 256-byte control block. The control block may be mapped into either memory or I/O space. Internal logic will recognize control block addresses and respond to bus cycles. During bus cycles to internal registers, the bus controller will signal the operation externally (i.e., the RD, WR, status, address, data, etc., lines will be driven as in a normal bus cycle), but D7-0, SRDY, and ARDY will be ignored. The base address of the control block must be on an even 256 byte boundary (i.e., the lower 8 bits of the base address are all zeros). All of the defined registers within this control block may be read or written by the 80188 CPU at any time.

The control block base address is programmed by a 16-bit relocation register contained within the control block at offset FEH from the base address of the control block (see Figure 9). It provides the upper 12 bits of the base address of the control block. Note that mapping the control register block into an address range corresponding to a chip-select range is not recommended (the chip select circuitry is discussed later in this data sheet. In addition, bit 12 of this register determines whether the control block will be mapped into I/O or memory space. If this bit is 1, the control block will be located in memory space. If the bit is 0, the control block will be located in I/O space. If the control register block is mapped into I/O space, the upper 4 bits of the base address must be programmed as 0 (since I/O addresses are only 16 bits wide).

Whenever mapping the 188 peripheral control block to another location, the programming of the relocation register should be done with a byte write (i.e. OUT DX,AL). Any access to the control block is done 16 bits at a time. Thus, internally, the relocation register will get written with 16 bits of the AX register while externally, the BIU will run only one 8 bit bus cycle. If a word instruction is used (i.e. OUT DX,AX), the relocation register will be written on the first bus cycle. The BIU will then run a second bus cycle which is unnecessary. The address of the second bus cycle will no longer be within the control block (i.e. the control block was moved on the first cycle), and therefore, will require the generation of an external ready signal to complete the cycle. For this reason we recommend byte operations to the relocation register. Byte instructions may also be used for the other registers in the control block and will eliminate half of the bus cycles required if a word operation had been specified. Byte operations are only valid on even addresses though, and are undefined on odd addresses.

In addition to providing relocation information for the control block, the relocation register contains bits which place the interrupt controller into slave mode, and cause the CPU to interrupt upon encountering ESC instructions. At RESET, the relocation register is set to 20FFH which maps the control block to start at FF00H in I/O space. An offset map of the 256-byte control register block is shown in Figure 10.

CHIP-SELECT/READY GENERATION LOGIC

The 80188 contains logic which provides programmable chip-select generation for both memories and peripherals. In addition, it can be programmed to provide READY (or WAIT state) generation. It can also provide latched address bits A1 and A2. The chip-select lines are active for all memory and I/O cycles in their programmed areas, whether they be generated by the CPU or by the integrated DMA unit.

Memory Chip Selects

The 80188 provides 6 memory chip select outputs for 3 address areas: upper memory, lower memory, and midrange memory. One each is provided for upper memory and lower memory, while four are provided for midrange memory.

The range for each chip select is user-programmable and can be set to 2K, 4K, 8K, 16K, 32K, 64K, 128K (plus 1K and 256K for upper and lower chip selects). In addition, the beginning or base address




Figure 9. Relocation Register




Figure 10. Internal Register Map

of the midrange memory chip select may also be selected. Only one chip select may be programmed to be active for any memory location at a time. All chip select sizes are in bytes.

Upper Memory CS

The 80188 provides a chip select, called UCS, for the top of memory. The top of memory is usually used as the system memory because after reset the 80188 begins executing at memory location FFFF0H.

The upper limit of memory defined by this chip select is always FFFFFH, while the lower limit is programmable. By programming the lower limit, the size of the select block is also defined. Table 7 shows the relationship between the base address selected and the size of the memory block obtained.

Table 7. UMCS Programming Values

Starting Address (Base Address)	Memory Block Size	UMCS Value (Assuming R0 = R1 = R2 = 0)
FFC00	1K	FFFBH
FF800	2K	FFB9H
FF000	4K	FF3BH
FE000	8K	FE3BH
FC000	16K	FC3BH
F8000	32K	F83BH
F0000	64K	F03BH
E0000	128K	E03BH
C0000	256K	C03BH

The lower limit of this memory block is defined in the UMCS register (see Figure 11). This register is at offset A0H in the internal control block. The legal values for bits 6-13 and the resulting starting address and memory block sizes are given in Table 7. Any combination of bits 6-13 not shown in Table 7 will result in undefined operation. After reset, the UMCS register is programmed for a 1K area. It must be reprogrammed if a larger upper memory area is desired.

The internal generation of any 20-bit address whose upper 16 bits are equal to or greater than the UMCS value (with bits 0-5 as "0") asserts UCS. UMCS bits R2-R0 specify the ready mode for the area of memory defined by the chip select register, as explained later.

Lower Memory CS

The 80188 provides a chip select for low memory called LCS. The bottom of memory contains the interrupt vector table, starting at location 00000H.

The lower limit of memory defined by this chip select is always 0H, while the upper limit is programmable. By programming the upper limit, the size of the memory block is defined. Table 8 shows the relationship between the upper address selected and the size of the memory block obtained.

Table 8. LMCS Programming Values

Upper Address	Memory Block Size	LMCS Value (Assuming R0 - R1 - R2 = 0)
003FFH	1K	0038H
007FFH	2K	0078H
00FFFH	4K	00F8H
01FFFH	8K	01F8H
03FFFH	16K	03F8H
07FFFH	32K	07F8H
0FFFH	64K	0FF8H
1FFFH	128K	1FF8H
3FFFH	256K	3FF8H

The upper limit of this memory block is defined in the LMCS register (see Figure 12) at offset A2H in the internal control block. The legal values for bits 6-15 and the resulting upper address and memory block sizes are given in Table 8. Any combination of bits 6-15 not shown in Table 8 will result in undefined operation. After reset, the LMCS register value is undefined. However, the LCS chip-select line will not become active until the LMCS register is accessed.

Any internally generated 20-bit address whose upper 16 bits are less than or equal to LMCS (with bits 0-5 "1") will assert LCS. LMCS register bits R2-R0 specify the READY mode for the area of memory defined by this chip-select register.

Mid-Range Memory CS

The 80188 provides four MCS lines which are active within a user-locatable memory block. This block can be located within the 80188 1M byte memory address space exclusive of the areas defined by UCS and LCS. Both the base address and size of this memory block are programmable.




Figure 11. UMCS Register




Figure 12. LMCS Register

The size of the memory block defined by the mid-range select lines, as shown in Table 9, is determined by bits 8-14 of the MPCS register (see Figure 13). This register is at location A8H in the internal control block. One and only one of bits 8-14 must be set at a time. Unpredictable operation of the MCS lines will otherwise occur. Each of the four chip-select lines is active for one of the four equal contiguous divisions of the mid-range block. If the total block size is 32K, each chip select is active for 8K of memory with MCS0 being active for the first range and MCS3 being active for the last range.

The EX and MS in MPCS relate to peripheral functionality as described in a later section.

Table 9. MPCS Programming Values

Total Block Size	Individual Select Size	MPCS Bits 14-8
8K	2K	0000010B
16K	4K	0000010B
32K	8K	0000100B
64K	16K	0001000B
128K	32K	0010000B
256K	64K	0100000B
512K	128K	1000000B

The base address of the mid-range memory block is defined by bits 15-9 of the MMCS register (see Figure 14). This register is at offset A6H in the internal control block. These bits correspond to bits A19-A13 of the 20-bit memory address. Bits A12-A0 of the base address are always 0. The base address may be set at any integer multiple of the size of the total memory block selected. For example, if the mid-range block size is 32K (or the size of the block for which each MCS line is active is 8K), the block could be located at 10000H or 18000H, but not at 14000H, since the first few integer multiples of a 32K memory block are 0H, 8000H, 10000H, 18000H, etc. After reset, the contents of both of these registers is undefined. However, none of the MCS lines will be active until both the MMCS and MPCS registers are accessed.




Figure 13. MPCS Register




Figure 14. MMCS Register

MMCS bits R2-R0 specify READY mode of operation for all four mid-range chip selects.

however it can only be a multiple of 1K bytes, i.e., the least significant 10 bits of the starting address are always 0.

The 512K block size for the mid-range memory chip selects is a special case. When using 512K, the base address would have to be at either locations 00000H or 80000H. If it were to be programmed at 00000H when the LCS line was programmed, there would be an internal conflict between the LCS ready generation logic and the MCS ready generation logic. Likewise, if the base address were programmed at 80000H, there would be a conflict with the UCS ready generation logic. Since the UCS chip-select line does not become active until programmed, while the UCS line is active at reset, the memory base can be set only at 00000H. If this base address is selected, however, the LCS range must not be programmed.

PCS5 and PCS6 can also be programmed to provide latched address bits A1 and A2. If so programmed, they cannot be used as peripheral selects. These outputs can be connected directly to the A0 and A1 pins used for selecting internal registers of 8-bit peripheral chips.

The starting address of the peripheral chip-select block is defined by the PACS register (see Figure 15). The register is located at offset A4H in the internal control block. Bits 15-6 of this register correspond to bits 19-10 of the 20-bit Programmable Base Address (PBA) of the peripheral chip-select block. Bits 9-0 of the PBA of the peripheral chip-select block are all zeros. If the chip-select block is located in I/O space, bits 12-15 must be programmed zero, since the I/O address is only 16 bits wide. Table 10 shows the address range of each peripheral chip select with respect to the PBA contained in PACS register.

Peripheral Chip Selects

The 80188 can generate chip selects for up to seven peripheral devices. These chip selects are active for seven contiguous blocks of 128 bytes above a programmable base address. The base address may be located in either memory or I/O space.

Seven CS lines called PCS0-6 are generated by the 80188. The base address is user-programmable;




Figure 15. PACS Register

The user should program bits 15-6 to correspond to the desired peripheral base location. PACS bits 0-2 are used to specify READY mode for PCS0-PCS3.

Table 10. PCS Address Ranges

PCS Line	Active between Locations
PCS0	PBA —PBA + 127
PCS1	PBA + 128—PBA + 255
PCS2	PBA + 256—PBA + 383
PCS3	PBA + 384—PBA + 511
PCS4	PBA + 512—PBA + 639
PCS5	PBA + 640—PBA + 767
PCS6	PBA + 768—PBA + 895

The mode of operation of the peripheral chip selects is defined by the MPCS register (which is also used to set the size of the mid-range memory chip-select block, see Figure 13). The register is located at offset ABH in the internal control block. Bit 7 is used to select the function of PCS5 and PCS6, while bit 6 is used to select whether the peripheral chip selects are mapped into memory or I/O space. Table 11 describes the programming of these bits. After reset, the contents of both the MPCS and the PACS registers are undefined, however none of the PCS lines will be active until both of the MPCS and PACS registers are accessed.

Table 11. MS, EX Programming Values

Bit	Description
MS	1 = Peripherals mapped into memory space. 0 = Peripherals mapped into I/O space.
EX	0 = 5 PCS lines. A1, A2 provided. 1 = 7 PCS lines. A1, A2 are not provided.

MPCS bits 0-2 specify the READY mode for PCS4-PCS6 as outlined below.

READY Generation Logic

The 80188 can generate a "READY" signal internally for each of the memory or peripheral CS lines. The number of WAIT states to be inserted for each peripheral or memory is programmable to provide 0-3 wait states for all accesses to the area for which the chip select is active. In addition, the 80188 may be programmed to either ignore external READY for each chip-select range individually or to factor external READY with the integrated ready generator.

READY control consists of 3 bits for each CS line or group of lines generated by the 80188. The interpretation of the ready bits is shown in Table 12.

Table 12. READY Bits Programming

R2	R1	R0	Number of WAIT States Generated
0	0	0	0 wait states, external RDY also used.
0	0	1	1 wait state inserted, external RDY also used.
0	1	0	2 wait states inserted, external RDY also used.
0	1	1	3 wait states inserted, external RDY also used.
1	0	0	0 wait states, external RDY ignored.
1	0	1	1 wait state inserted, external RDY ignored.
1	1	0	2 wait states inserted, external RDY ignored.
1	1	1	3 wait states inserted, external RDY ignored.

The internal ready generator operates in parallel with external READY, not in series if the external READY is used (R2 = 0). For example, if the internal generator is set to insert two wait states, but activity on the external READY lines will insert four wait states, the processor will only insert four wait states, not six. This is because the two wait states generated by the internal generator overlapped the first two wait states generated by the external ready signal. Note that the external ARDY and SRDY lines are always ignored during cycles accessing internal peripherals.

R2-R0 of each control word specifies the READY mode for the corresponding block, with the exception of the peripheral chip selects: R2-R0 of PACS set the PCS0-3 READY mode, R2-R0 of MPCS set the PCS4-6 READY mode.

Chip Select/Ready Logic and Reset

Upon RESET, the Chip-Select/Ready Logic will perform the following actions:

- All chip-select outputs will be driven HIGH.
- Upon leaving RESET, the UCS line will be programmed to provide chip selects to a 1K block with the accompanying READY control bits set at 011 to insert 3 wait states in conjunction with external READY (i.e., UMCS resets to FFFBH).
- No other chip select or READY control registers have any predefined values after RESET. They will not become active until the CPU accesses their control registers. Both the PACS and MPCS registers must be accessed before the PCS lines will become active.

DMA Channels

The 80188 DMA controller provides two independent DMA channels. Data transfers can occur between memory and I/O spaces (e.g., Memory to I/O) or within the same space (e.g., Memory to Memory or I/O to I/O). Each DMA channel maintains both a 20-bit source and destination pointer which can be optionally incremented or decremented after each data transfer. Each data transfer consumes 2 bus cycles (a minimum of 8 clocks), one cycle to fetch data and the other to store data. This provides a data transfer rate of one MByte/sec at 8 MHz.

DMA Operation

Each channel has six registers in the control block which define each channel's operation. The control registers consist of a 20-bit Source pointer (2 words), a 20-bit Destination pointer (2 words), a 16-bit Transfer Count Register, and a 16-bit Control Word.

The format of the DMA Control Block is shown in Table 13. The Transfer Count Register (TC) specifies the number of DMA transfers to be performed. Up to 64K byte transfers can be performed with automatic termination. The Control Word defines the channel's operation (see Figure 17). All registers may be modified or altered during any DMA activity. Any changes made to these registers will be reflected immediately in DMA operation.

Table 13. DMA Control Block Format

Register Name	Register Address	
	Ch. 0	Ch. 1
Control Word	CAH	DAH
Transfer Count	C8H	D8H
Destination Pointer (upper 4 bits)	C6H	D6H
Destination Pointer (lower 4 bits)	C4H	D4H
Source Pointer (upper 4 bits)	C2H	D2H
Source Pointer (lower 4 bits)	C0H	D0H




Figure 16. DMA Unit Block Diagram




Figure 17. DMA Control Register.

DMA Channel Control Word Register

Each DMA Channel Control Word determines the mode of operation for the particular 80188 DMA channel. This register specifies:

- the mode of synchronization;
- whether interrupts will be generated after the last transfer;
- whether DMA activity will cease after a programmed number of DMA cycles;
- the relative priority of the DMA channel with respect to the other DMA channel;
- whether the source pointer will be incremented, decremented, or maintained constant after each transfer;
- whether the source pointer addresses memory or I/O space;
- whether the destination pointer will be incremented, decremented, or maintained constant after each transfer; and
- whether the destination pointer will address memory or I/O space.

The DMA channel control registers may be changed while the channel is operating. However, any changes made during operation will affect the current DMA transfer.

DMA Control Word Bit Descriptions

- DEST:** M/I/O Destination pointer is in memory (1) or I/O (0) space.
- DEC** Decrement destination pointer by 1 after each transfer.
- INC** Increment destination pointer by 1 after each transfer.
- If both INC and DEC are specified, the pointer will not be changed after each cycle.
- SOURCE:** M/I/O Source pointer is in memory (1) or I/O (0) space.
- DEC** Decrement source pointer by 1 after each transfer.
- INC** Increment source pointer by 1 after each transfer.
- If both INC and DEC are specified, the pointer will not be changed after each cycle.

- TC:** If set, DMA will terminate when the contents of the transfer count register reach zero. The ST/STOP bit will also be reset at this point. If cleared, the DMA controller will decrement the transfer count register for each DMA cycle, but DMA transfers will not stop when the transfer count register reaches zero.
- INT:** Enable interrupts to CPU upon transfer count termination.
- SYN:** 00 No synchronization.

NOTE:

When unsynchronized transfers are specified, the TC bit will be ignored and the ST bit will be cleared upon the transfer count reaching zero, stopping the channel.

- 01 Source Synchronization.
- 10 Destination Synchronization.
- 11 Unused.

- P:** Channel priority relative to other channel.
- 0 Low priority.
 - 1 High priority.

Channels will alternate cycles if both are set at the same priority level.

TDRQ: Enable/Disable (1/0) DMA requests from Timer 2.

CHG/NOCHG: Change/Do Not Change (1/0) the ST/STOP bit. If this bit is set when writing the control word, the ST/STOP bit will be programmed by the write to the control word. If this bit is cleared when writing the control word, the ST/STOP bit will not be altered. This bit is not stored; it will always be read as 0.

ST/STOP: Start/Stop (1/0) Channel.

DMA Destination and Source Pointer Registers

Each DMA channel maintains a 20-bit source and a 20-bit destination pointer. Each of these pointers takes up two full 16-bit registers in the peripheral control block. The lower four bits of the upper register contain the upper four bits of the 20-bit physical address (see Figure 18). These pointers may be individually incremented or decremented after each transfer. Each pointer may point into either memory or I/O space. Since the DMA channels can perform transfers to or from odd addresses, there is no restriction on values for the pointer registers.

DMA Transfer Count Register

Each DMA channel maintains a 16-bit transfer count register (TC). The register is decremented after every DMA cycle, regardless of the state of the TC bit in the DMA Control Register. If the TC bit in the DMA control word is set or if unsynchronized transfers are programmed, DMA activity will terminate when the transfer count register reaches zero.

DMA Requests

Data transfers may be either source or destination synchronized, that is either the source of the data or the destination of the data may request the data transfer. In addition, DMA transfers may be unsyn-

chronized; that is, the transfer will take place continually until the correct number of transfers has occurred. When source or unsynchronized transfers are performed, the DMA channel may begin another transfer immediately after the end of a previous DMA transfer. This allows a complete transfer to take place every 2 bus cycles or eight clock cycles (assuming no wait states). When source synchronized or unsynchronized transfers are performed, data will not be fetched from the source address until the destination device signals that it is ready to receive it. Also, the DMA controller will relinquish control of the bus after every transfer. If no other bus activity is initiated, another destination synchronized DMA cycle will begin after two processor clocks. This allows the destination device time to remove its request if another transfer is not desired. Since the DMA controller will relinquish the bus, the CPU can initiate a bus cycle. As a result, a complete bus cycle will often be inserted between destination synchronized transfers. Table 14 shows the maximum DMA transfer rates.

Table 14. Maximum DMA Transfer Rates @ 8 MHz

Type of Synchronization Selected	CPU Running	CPU Halted
Unsynchronized	1.0 MBytes/sec	1.0 MBytes/sec
Source Synch	1.0 MBytes/sec	1.0 MBytes/sec
Destination Synch	0.67 MBytes/sec	0.80 MBytes/sec




Figure 18. DMA Pointer Register Format

DMA Acknowledge

No explicit DMA acknowledge pulse is provided. Since both source and destination pointers are maintained, a read from a requesting source, or a write to a requesting destination, should be used as the DMA acknowledge signal. Since the chip-select lines can be programmed to be active for a given block of memory or I/O space, and the DMA pointers can be programmed to point to the same given block, a chip-select line could be used to indicate a DMA acknowledge.

DMA Priority

The DMA channels may be programmed to give one channel priority over the other, or they may be programmed to alternate cycles when both have DMA requests pending. DMA cycles always have priority over internal CPU cycles except between locked memory accesses or word accesses to odd memory locations; also, an external bus hold takes priority over an internal DMA cycle. Because an interrupt request cannot suspend a DMA operation and the CPU cannot access memory during a DMA cycle, interrupt latency time will suffer during sequences of continuous DMA cycles. An NMI request, however, will cause all internal DMA activity to halt. This allows the CPU to quickly respond to the NMI request.

DMA Programming

DMA cycles will occur whenever the ST/STOP bit of the Control Register is set. If synchronized transfers

are programmed, a DRQ must also be generated. Therefore, the source and destination transfer pointers, and the transfer count register (if used) must be programmed before the ST/STOP bit is set.

Each DMA register may be modified while the channel is operating. If the CHG/NOCHG bit is cleared when the control register is written, the ST/STOP bit of the control register will not be modified by the write. If multiple channel registers are modified, it is recommended that a LOCKED string transfer be used to prevent a DMA transfer from occurring between updates to the channel registers.

DMA Channels and Reset

Upon RESET, the DMA channels will perform the following actions:

- The ST/STOP bit for each channel will be reset to STOP.
- Any transfer in progress is aborted.

TIMERS

The 80188 provides three internal 16-bit programmable timers (see Figure 19). Two of these are highly flexible and are connected to four external pins (2 per timer). They can be used to count external events, time external events, generate nonrepetitive waveforms, etc. The third timer is not connected to any external pins, and is useful for real-time coding and time delay applications. In addition, the third timer can be used as a prescaler to the other two, or as a DMA request source.




Figure 19. Timer Block Diagram

Timer Operation

The timers are controlled by 11 16-bit registers in the peripheral control block. The configuration of these registers is shown in Table 15. The count register contains the current value of the timer. It can be read or written at any time independent of whether the timer is running or not. The value of this register will be incremented for each timer event. Each of the timers is equipped with a MAX COUNT register, which defines the maximum count the timer will reach. After reaching the MAX COUNT register value, the timer count value will reset to zero during that same clock, i.e., the maximum count value is never stored in the count register itself. Timers 0 and 1 also, in addition, equipped with a second MAX COUNT register, which enables the timers to alternate their count between two different MAX COUNT values. If a single MAX COUNT register is used, the timer output pin will switch LOW for a single clock, 2 clocks after the maximum count value has been reached. In the dual MAX COUNT register mode, the output pin will indicate which MAX COUNT register is currently in use, thus allowing nearly complete freedom in selecting waveform duty cycles. For the timers with two MAX COUNT registers, the RIU bit in the control register determines which is used for the comparison.

Each timer gets serviced every fourth CPU-clock cycle, and thus can operate at speeds up to one-quarter the internal clock frequency (one-eighth the crystal rate). External clocking of the timers may be done at up to a rate of one-quarter of the internal CPU-clock rate (2 MHz for an 8 MHz CPU clock). Due to internal synchronization and pipelining of the timer circuitry, a timer output may take up to 6 clocks to respond to any individual clock or gate input.

Since the count registers and the maximum count registers are all 16 bits wide, 16 bits of resolution are provided. Any Read or Write access to the timers will add one wait state to the minimum four-clock bus cycle, however. This is needed to synchronize and coordinate the internal data flows between the internal timers and the internal bus.

The timers have several programmable options.

- All three timers can be set to halt or continue on a terminal count.
- Timers 0 and 1 can select between internal and external clocks, alternate between MAX COUNT registers and be set to retrigger on external events.
- The timers may be programmed to cause an interrupt on terminal count.

These options are selectable via the timer mode/control word.

Timer Mode/Control Register

The mode/control register (see Figure 20) allows the user to program the specific mode of operation or check the current programmed status for any of the three integrated timers.

Table 15. Timer Control Block Format

Register Name	Register Offset		
	Tmr. 0	Tmr. 1	Tmr. 2
Mode/Control Word	56H	5EH	66H
Max Count B	54H	5CH	not present
Max Count A	52H	5AH	62H
Count Register	50H	58H	60H




Figure 20. Timer Mode/Control Register

EN

The enable bit provides programmer control over the timer's RUN/HALT status. When set, the timer is enabled to increment subject to the input pin constraints in the internal clock mode (discussed previously). When cleared, the timer will be inhibited from counting. All input pin transitions during the time EN is zero will be ignored. If CONT is zero, the EN bit is automatically cleared upon maximum count.

INH

The inhibit bit allows for selective updating of the enable (EN) bit. If INH is a one during the write to the mode/control word, then the state of the EN bit will be modified by the write. If INH is a zero during the write, the EN bit will be unaffected by the operation. This bit is not stored; it will always be a 0 on a read.

INT

When set, the INT bit enables interrupts from the timer, which will be generated on every terminal count. If the timer is configured in dual MAX COUNT register mode, an interrupt will be generated each time the value in MAX COUNT register A is reached, and each time the value in MAX COUNT register B is reached. If this enable bit is cleared after the interrupt request has been generated, but before a pending interrupt is serviced, the interrupt request will still be in force. (The request is latched in the Interrupt Controller.)

RIU

The Register In Use bit indicates which MAX COUNT register is currently being used for comparison to the timer count value. A zero value indicates register A. The RIU bit cannot be written, i.e., its value is not affected when the control register is written. It is always cleared when the ALT bit is zero.

MC

The Maximum Count bit is set whenever the timer reaches its final maximum count value. If the timer is configured in dual MAX COUNT register mode, this bit will be set each time the value in MAX COUNT register A is reached, and each time the value in MAX COUNT register B is reached. This bit is set regardless of the timer's interrupt-enable bit. The MC bit gives the user the ability to monitor timer status through software instead of through interrupts. Programmer intervention is required to clear this bit.

RTG

Retrigger bit is only active for internal clocking (EXT = 0). In this case it determines the control function provided by the input pin.

If RTG = 0, the input level gates the internal clock on and off. If the input pin is HIGH, the timer will count; if the input pin is LOW, the timer will hold its value. As indicated previously, the input signal may be asynchronous with respect to the 80188 clock.

When RTG = 1, the input pin detects LOW-to-HIGH transitions. The first such transition starts the timer running, clearing the timer value to zero on the first clock, and then incrementing thereafter. Further transitions on the input pin will again reset the timer to zero, from which it will start counting up again. If CONT = 0, when the timer has reached maximum count, the EN bit will be cleared, inhibiting further timer activity.

P

The prescaler bit is ignored unless internal clocking has been selected (EXT = 0). If the P bit is a zero, the timer will count at one-fourth the internal CPU clock rate. If the P bit is a one, the output of timer 2 will be used as a clock for the timer. Note that the user must initialize and start timer 2 to obtain the prescaled clock.

EXT

The external bit selects between internal and external clocking for the timer. The external signal may be asynchronous with respect to the 80188 clock. If this bit is set, the timer will count LOW-to-HIGH transitions on the input pin. If cleared, it will count an internal clock while using the input pin for control. In this mode, the function of the external pin is defined by the RTG bit. The maximum input to output transition latency time may be as much as 6 clocks. However, clock inputs may be pipelined as closely together as every 4 clocks without losing clock pulses.

ALT

The ALT bit determines which of two MAX COUNT registers is used for count comparison. If ALT = 0, register A for that timer is always used, while if ALT = 1, the comparison will alternate between register A and register B when each maximum count is reached. This alternation allows the user to change one MAX COUNT register while the other is being used, and thus provides a method of generating non-repetitive waveforms. Square waves and pulse outputs of any duty cycle are a subset of available signals obtained by not changing the final count registers. The ALT bit also determines the function of

the timer output pin. If ALT is zero, the output pin will go LOW for one clock, the clock after the maximum count is reached. If ALT is one, the output pin will reflect the current MAX COUNT register being used (0/1 for B/A).

CONT

Setting the CONT bit causes the associated timer to run continuously, while resetting it causes the timer to halt upon maximum count. If CONT = 0 and ALT = 1, the timer will count to the MAX COUNT register A value, reset, count to the register B value, reset, and halt.

Not all mode bits are provided for timer 2. Certain bits are hardwired as indicated below.

ALT = 0, EXT = 0, P = 0, RTG = 0, RIU = 0

Count Registers

Each of the three timers has a 16-bit count register. The contents of this register may be read or written by the processor at any time. If the register is written while the timer is counting, the new value will take effect in the current count cycle.

Max Count Registers

Timers 0 and 1 have two MAX COUNT registers, while timer 2 has a single MAX COUNT register. These contain the number of events the timer will count. In timers 0 and 1, the MAX COUNT register used can alternate between the two max count values whenever the current maximum count is reached. A timer resets when the timer count register equals the max count value being used. If the timer count register or the max count register is changed so that the max count is less than the timer count, the timer does not immediately reset. Instead, the timer counts up to 0FFFFH, "wraps around" to zero, counts up to the max count value, and then resets.

Timers and Reset

Upon RESET, the Timers will perform the following actions:

- All EN (Enable) bits are reset preventing timer counting.
- For Timers 0 and 1, the RIU bits are reset to zero and the ALT bits are set to one. This results in the Timer Out pins going HIGH.

INTERRUPT CONTROLLER

The 80188 can receive interrupts from a number of sources, both internal and external. The internal interrupt controller serves to merge those requests on a priority basis, for individual service by the CPU.

Internal interrupt sources (Timers and DMA channels) can be disabled by their own control registers or by mask bits within the interrupt controller. The 80188 interrupt controller has its own control register that sets the mode of operation for the controller.

The interrupt controller will resolve priority among requests that are pending simultaneously. Nesting is provided so interrupt service routines for lower priority interrupts may be interrupted by higher priority interrupts. A block diagram of the interrupt controller is shown in Figure 21.

The 80188 has a special slave mode in which the internal interrupt controller acts as a slave to an external master. The controller is programmed into this mode by setting bit 14 in the peripheral control block relocation register. (See Slave Mode section.)

MASTER MODE OPERATION**Interrupt Controller External Interface**

Five pins are provided for external interrupt sources. One of these pins is NMI, the non-maskable interrupt. NMI is generally used for unusual events such as power-fail interrupts. The other four pins may be configured in any of the following ways:

- As four interrupt input lines with internally generated interrupt vectors.
- As an interrupt line and interrupt acknowledge line pair (Cascade Mode) with externally generated interrupt vectors plus two interrupt input lines with internally generated vectors.
- As two pairs of interrupt/interrupt acknowledge lines (Cascade Mode) with externally generated interrupt vectors.

External sources in the cascade mode use externally generated interrupt vectors. When an interrupt is acknowledged, two INTA cycles are initiated and the vector is read into the 80188 on the second cycle. The capability to interface to external 8259A programmable interrupt controllers is provided when the inputs are configured in cascade mode.

Interrupt Controller Modes of Operation

The basic modes of operation of the interrupt controller in master mode are similar to the 8259A. The interrupt controller responds identically to internal interrupts in all three modes; the difference is only in the interpretation of function of the four external interrupt pins. The interrupt controller is set into one of these three modes by programming the correct bits in the INT0 and INT1 control registers. The modes of interrupt controller operation are as follows:

FULLY NESTED MODE

When in the fully nested mode four pins are used as direct interrupt requests as in Figure 22. The vectors for these four inputs are generated internally. An in-service bit is provided for every interrupt source. If a lower-priority device requests an interrupt while the in-service bit (IS) is set, no interrupt will be generated by the interrupt controller. In addition, if another interrupt request occurs from the same interrupt source while the in-service bit is set, no interrupt will be generated by the interrupt controller. This allows interrupt service routines to operate with interrupts enabled, yet be suspended only by interrupts of higher priority than the in-service interrupt.

When a service routine is completed, the proper IS bit must be reset by writing the proper pattern to the EOI register. This is required to allow subsequent interrupts from this interrupt source and to allow servicing of lower-priority interrupts. An EOI command




Figure 21. Interrupt Controller Block Diagram

mand is executed at the end of the service routine just before the return from interrupt instruction. If the fully nested structure has been upheld, the next highest-priority source with its IS bit set is then serviced.

CASCADE MODE

The 80188 has four interrupt pins and two of them have dual functions. In the fully nested mode the four pins are used as direct interrupt inputs and the corresponding vectors are generated internally. In the cascade mode, the four pins are configured into interrupt input-dedicated acknowledge signal pairs. The interconnection is shown in Figure 23. INT0 is an interrupt input interfaced to an 8259A, while INT2/INTA0 serves as the dedicated interrupt acknowledge signal to that peripheral. The same is true for INT1 and INT3/INTA1. Each pair can selectively be placed in the cascade or non-cascade mode by programming the proper value into INT0 and INT1 control registers. The use of the dedicated acknowledge signals eliminates the need for the use of external logic to generate INTA and device select signals.

The primary cascade mode allows the capability to serve up to 128 external interrupt sources through the use of external master and slave 8259As. Three levels of priority are created, requiring priority resolution in the 80188 interrupt controller, the master 8259As, and the slave 8259As. If an external interrupt is serviced, one IS bit is set at each of these levels. When the interrupt service routine is completed, up to three end-of-interrupt commands must be issued by the programmer.

SPECIAL FULLY NESTED MODE

This mode is entered by setting the SFNM bit in INT0 or INT1 control register. It enables complete nestability with external 8259A masters. Normally, an interrupt request from an interrupt source will not be recognized unless the in-service bit for that source is reset. If more than one interrupt source is connected to an external interrupt controller, all of the interrupts will be funneled through the same 80188 interrupt request pin. As a result, if the external interrupt controller receives a higher-priority interrupt, its interrupt will not be recognized by the 80188 controller until the 80188 in-service bit is reset. In special fully nested mode, the 80188 interrupt controller will allow interrupts from an external pin regardless of the state of the in-service bit for an interrupt source in order to allow multiple interrupts from a single pin. An in-service bit will continue to be

set, however, to inhibit interrupts from other lower-priority 80188 interrupt sources.

Special procedures should be followed when resetting IS bits at the end of interrupt service routines. Software polling of the IS register in the external master 8259A is required to determine if there is more than one bit set. If so, the IS bit in the 80188 remains active and the next interrupt service routine is entered.

Operation in a Polled Environment

The controller may be used in a polled mode if interrupts are undesirable. When polling, the processor disables interrupts and then polls the interrupt controller whenever it is convenient. Polling the interrupt controller is accomplished by reading the Poll Word (Figure 32). Bit 15 in the poll word indicates to the processor that an interrupt of high enough priority is requesting service. Bits 0-4 indicate to the processor the type vector of the highest-priority source requesting service. Reading the Poll Word causes the In-Service bit of the highest priority source to be set.

It is desirable to be able to read the Poll Word information without guaranteeing service of any pending interrupt, i.e., not set the indicated in-service bit. The 80188 provides a Poll Status Word in addition to the conventional Poll Word to allow this to be done. Poll Word information is duplicated in the Poll Status Word, but reading the Poll Status Word does not set the associated in-service bit. These words are located in two adjacent memory locations in the register file.




Figure 22. Fully Nested (Direct) Mode Interrupt Controller Connections

Master Mode Features

PROGRAMMABLE PRIORITY

The user can program the interrupt sources into any of eight different priority levels. The programming is done by placing a 3-bit priority level (0-7) in the control register of each interrupt source. (A source with a priority level of 4 has higher priority over all priority levels from 5 to 7. Priority registers containing values lower than 4 have greater priority). All interrupt sources have preprogrammed default priority levels (see Table 4).

If two requests with the same programmed priority level are pending at once, the priority ordering scheme shown in Table 4 is used. If the serviced interrupt routine reenables interrupts, other interrupt requests can be serviced.

END-OF-INTERRUPT COMMAND

The end-of-interrupt (EOI) command is used by the programmer to reset the In-Service (IS) bit when an interrupt service routine is completed. The EOI command is issued by writing the proper pattern to the EOI register. There are two types of EOI commands, specific and nonspecific. The nonspecific command does not specify which IS bit is reset. When issued, the interrupt controller automatically resets the IS bit of the highest priority source with an active service routine. A specific EOI command requires that the programmer send the interrupt vector type to the interrupt controller indicating which source's IS bit is to be reset. This command is used when the fully nested structure has been disturbed or the highest priority IS bit that was set does not belong to the service routine in progress.

TRIGGER MODE

The four external interrupt pins can be programmed in either edge- or level-trigger mode. The control register for each external source has a level-trigger mode (LTM) bit. All interrupt inputs are active HIGH. In the edge sense mode or the level-trigger mode, the interrupt request must remain active (HIGH) until the interrupt request is acknowledged by the 80188 CPU. In the edge-sense mode, if the level remains high after the interrupt is acknowledged, the input is disabled and no further requests will be generated. The input level must go LOW for at least one clock cycle to reenable the input. In the level-trigger mode, no such provision is made: holding the interrupt input HIGH will cause continuous interrupt requests.

INTERRUPT VECTORIZING

The 80188 Interrupt Controller will generate interrupt vectors for the integrated DMA channels and the integrated Timers. In addition, the Interrupt Controller will generate interrupt vectors for the external interrupt lines if they are not configured in Cascade or Special Fully Nested Mode. The interrupt vectors generated are fixed and cannot be changed (see Table 4).

Interrupt Controller Registers

The Interrupt Controller register model is shown in Figure 24. It contains 15 registers. All registers can both be read or written unless specified otherwise.

IN-SERVICE REGISTER

This register can be read from or written into. The format is shown in Figure 25. It contains the In-Service bit for each of the interrupt sources. The In-Service bit is set to indicate that a source's service routine is in progress. When an In-Service bit is set, the interrupt controller will not generate interrupts to the CPU when it receives interrupt requests from devices with a lower programmed priority level. The TMR bit is the In-Service bit for all three timers; the D0 and D1 bits are the In-Service bits for the two DMA channels; the I0-I3 are the In-Service bits for the external interrupt pins. The IS bit is set when the processor acknowledges an interrupt request either by an interrupt acknowledge or by reading the poll register. The IS bit is reset at the end of the interrupt service routine by an end-of-interrupt command.

INTERRUPT REQUEST REGISTER

The internal interrupt sources have interrupt request bits inside the interrupt controller. The format of this register is shown in Figure 25. A read from this register yields the status of these bits. The TMR bit is the logical OR of all timer interrupt requests. D0 and D1 are the interrupt request bits for the DMA channels.

The state of the external interrupt input pins is also indicated. The state of the external interrupt pins is not a stored condition inside the interrupt controller, therefore the external interrupt bits cannot be written. The external interrupt request bits are set when an interrupt request is given to the interrupt controller, so if edge-triggered mode is selected, the bit in the register will be HIGH only after an inactive-to-active transition. For internal interrupt sources, the register bits are set when a request arrives and are reset when the processor acknowledges the requests.

Writes to the interrupt request register will affect the D0 and D1 interrupt request bits. Setting either bit will cause the corresponding interrupt request while clearing either bit will remove the corresponding interrupt request. All other bits in the register are read-only.

MASK REGISTER

This is a 16-bit register that contains a mask bit for each interrupt source. The format for this register is shown in Figure 25. A one in a bit position corresponding to a particular source masks the source from generating interrupts. These mask bits are the exact same bits which are used in the individual control registers; programming a mask bit using the mask register will also change this bit in the individual control registers, and vice versa.




Figure 23. Cascade and Special Fully Nested Mode Interrupt Controller Connections

Register Name	Offset
INT3 CONTROL REGISTER	3EH
INT2 CONTROL REGISTER	3CH
INT1 CONTROL REGISTER	3AH
INT0 CONTROL REGISTER	38H
DMA 1 CONTROL REGISTER	36H
DMA 0 CONTROL REGISTER	34H
TIMER CONTROL REGISTER	32H
INTERRUPT STATUS REGISTER	30H
INTERRUPT REQUEST REGISTER	2EH
IN-SERVICE REGISTER	2CH
PRIORITY MASK REGISTER	2AH
MASK REGISTER	28H
POLL STATUS REGISTER	26H
POLL REGISTER	24H
EO REGISTER	22H

Figure 24. Interrupt Controller Registers (Master Mode)

PRIORITY MASK REGISTER

This register masks all interrupts below a particular interrupt priority level. The format of this register is shown in Figure 26. The code in the lower three bits of this register inhibits interrupts of priority lower (a higher priority number) than the code specified. For example, 100 written into this register masks interrupts of level five (101), six (110), and seven (111). The register is reset to seven (111) upon RESET so no interrupts are masked due to priority number.

INTERRUPT STATUS REGISTER

This register contains general interrupt controller status information. The format of this register is shown in Figure 27. The bits in the status register have the following functions:

DHLT: DMA Halt Transfer; setting this bit halts all DMA transfers. It is automatically set whenever a non-maskable interrupt occurs, and it is reset when an IRET instruction is executed. This bit allows prompt service of all non-maskable interrupts. This bit may also be set by the programmer.

IRTx: These three bits represent the individual timer interrupt request bits. These bits differentiate between timer interrupts, since the timer IRT bit in the interrupt request register is the "OR" function of all timer interrupt requests. Note that setting any one of these three bits initiates an interrupt request to the interrupt controller.




Figure 25. In-Service, Interrupt Request, and Mask Register Formats




Figure 26. Priority Mask Register Format




Figure 27. Interrupt Status Register Format (non-RMX Mode)

TIMER, DMA 0, 1; CONTROL REGISTERS

These registers are the control words for all the internal interrupt sources. The format for these registers is shown in Figure 28. The three bit positions PR0, PR1, and PR2 represent the programmable priority level of the interrupt source. The MSK bit inhibits interrupt requests from the interrupt source. The MSK bits in the individual control registers are the exact same bits as are in the Mask Register; modifying them in the individual control registers will also modify them in the Mask Register, and vice versa.

INT0-INT3 CONTROL REGISTERS

These registers are the control words for the four external input pins. Figure 29 shows the format of the INT0 and INT1 Control registers; Figure 30 shows the format of the INT2 and INT3 Control registers. In cascade mode or special fully nested mode, the control words for INT2 and INT3 are not used.

The bits in the various control registers are encoded as follows:

- PRO-2: Priority programming information. Highest priority = 000, lowest priority = 111.
- LTM: Level-trigger mode bit. 1 = level-triggered; 0 = edge-triggered. Interrupt input levels are active high. In level-triggered mode, an interrupt is generated whenever the external line is high. In edge-triggered mode, an interrupt will be generated only




Figure 28. Timer/DMA Control Register Formats




Figure 29. INT0/INT1 Control Register Formats




Figure 30. INT2/INT3 Control Register Formats

when this level is preceded by an inactive-to-active transition on the line. In both cases, the level must remain active until the interrupt is acknowledged.

- MSK: Mask bit, 1 = mask; 0 = non-mask.
- C: Cascade mode bit, 1 = cascade; 0 = direct.
- SFNM: Special fully nested mode bit, 1 = SFNM.

EOI REGISTER

The end of the interrupt register is a command register which can only be written into. The format of this register is shown in Figure 31. It initiates an EOI command when written to by the 80188 CPU.

The bits in the EOI register are encoded as follows:

- S₂: Encoded information that specifies an interrupt source vector type as shown in Table 4. For example, to reset the In-Service bit for DMA channel 0, these bits should be set to 01010, since the vector type for DMA channel 0 is 10.

NOTE:

To reset the single In-Service bit for any of the three timers, the vector type for timer 0 (8) should be written in this register.

NSPEC/: A bit that determines the type of EOI command. Nonspecific = 1, Specific = 0.

POLL AND POLL STATUS REGISTERS

These registers contain polling information. The format of these registers is shown in Figure 32. They can only be read. Reading the Poll register constitutes a software poll. This will set the IS bit of the highest priority pending interrupt. Reading the poll status register will not set the IS bit of the highest priority pending interrupt; only the status of pending interrupts will be provided.

Encoding of the Poll and Poll Status register bits are as follows:

- S₂: Encoded information that indicates the vector type of the highest priority interrupting source. Valid only when INTREQ = 1.
- INTREQ: This bit determines if an interrupt request is present. Interrupt Request = 1, no Interrupt Request = 0.

SLAVE MODE OPERATION

When slave mode is used, the internal 80188 interrupt controller will be used as a slave controller to an external master interrupt controller. The internal 80188 resources will be monitored by the internal

interrupt controller, while the external controller functions as the system master interrupt controller. Upon reset, the 80188 will be in master mode. To provide for slave mode operation bit 14 of the relocation register should be set.

Because of pin limitations caused by the need to interface to an external 8259A master, the internal interrupt controller will no longer accept external inputs. There are however, enough 80188 interrupt controller inputs (internally) to dedicate one to each timer. In this mode, each timer interrupt source has its own mask bit, IS bit, and control word.

In slave mode each peripheral must be assigned a unique priority to ensure proper interrupt controller operation. Therefore, it is the programmer's responsibility to assign correct priorities and initialize interrupt control registers before enable interrupts.

Slave Mode External Interface

The configuration of the 80188 with respect to an external 8259A master is shown in Figure 33. The INT0 (pin 45) input is used as the 80188 CPU interrupt input. INT3 (pin 41) functions as an output to send the 80188 slave-interrupt-request to one of the 8 master-PIC-inputs.




Figure 31. EOI Register Format




Figure 32. Poll and Poll Status Register Format




Figure 33. Slave Mode Interrupt Controller Connections

Correct master-slave interface requires decoding of the slave addresses (CAS0-2). Slave 8259As do this internally. Because of pin limitations, the 80188 slave address will have to be decoded externally. INT1 (pin 44) is used as a slave-select input. Note that the slave vector address is transferred internally, but the READY input must be supplied externally.

INT2 (pin 42) is used as an acknowledge output, suitable to drive the INTA input of an 8259A.

Interrupt Nesting

Slave mode operation allows nesting of interrupt requests. When an interrupt is acknowledged, the priority logic masks off all priority levels except those with equal or higher priority.

Vector Generation In the Slave Mode

Vector generation in slave mode is exactly like that of an 8259A slave. The interrupt controller generates an 8-bit vector which the CPU multiplies by four and uses as an address into a vector table. The significant five bits of the vector are user-programmable while the lower three bits are generated by the priority logic. These bits represent the encoding of the priority level requesting service. The significant five bits of the vector are programmed by writing to the Interrupt Vector register at offset 20H.

Specific End-of-Interrupt

In slave mode the specific EOI command operates to reset an in-service bit of a specific priority. The user supplies a 3-bit priority-level value that points to an in-service bit to be reset. The command is executed by writing the correct value in the Specific EOI register at offset 22H.

Interrupt Controller Registers in the Slave Mode

All control and command registers are located inside the internal peripheral control block. Figure 34 shows the offsets of these registers.

END-OF-INTERRUPT REGISTER

The end-of-interrupt register is a command register which can only be written. The format of this register is shown in Figure 35. It initiates an EOI command when written by the 80188 CPU.

The bits in the EOI register are encoded as follows:
L_x: Encoded value indicating the priority of the IS bit to be reset.

IN-SERVICE REGISTER

This register can be read from or written into. It contains the in-service bit for each of the internal interrupt sources. The format for this register is shown in Figure 36. Bit positions 2 and 3 correspond to the DMA channels; positions 0, 4, and 5 correspond to the integral timers. The source's IS bit is set when the processor acknowledges its interrupt request.

INTERRUPT REQUEST REGISTER

This register indicates which internal peripherals have interrupt requests pending. The format of this register is shown in Figure 36. The interrupt request bits are set when a request arrives from an internal source, and are reset when the processor acknowledges the request. As in master mode, D0 and D1 are read/write, all other bits are read only.

MASK REGISTER

The register contains a mask bit for each interrupt source. The format for this register is shown in Figure 36. If the bit in this register corresponding to a particular interrupt source is set, any interrupts from that source will be masked. These mask bits are exactly the same bits which are used in the individual control registers, i.e., changing the state of a mask bit in this register will also change the state of the mask bit in the individual interrupt control register corresponding to the bit.

CONTROL REGISTERS

These registers are the control words for all the internal interrupt sources. The format of these registers is shown in Figure 37. Each of the timers and both the DMA channels have their own Control Register.

The bits of the Control Registers are encoded as follows:

pr_x: 3-bit encoded field indicating a priority level for the source; note that each source must be programmed at specified levels.

msk: mask bit for the priority level indicated by pr_x bits.

	OFFSET
LEVEL 5 CONTROL REGISTER (TIMER 2)	3AH
LEVEL 4 CONTROL REGISTER (TIMER 1)	7AH
LEVEL 3 CONTROL REGISTER (DMA 1)	36H
LEVEL 2 CONTROL REGISTER (DMA 0)	34H
LEVEL 0 CONTROL REGISTER (TIMER 0)	32H
INTERRUPT STATUS REGISTER	30H
INTERRUPT REQUEST REGISTER	2EH
IN-SERVICE REGISTER	2CH
PRIORITY LEVEL MASK REGISTER	2AH
MASK REGISTER	28H
SPECIFIC EOI REGISTER	22H
INTERRUPT VECTOR REGISTER	20H

Figure 34. Interrupt Controller Registers (Slave Mode)




Figure 35. Specific EOI Register Format




Figure 36. In-Service, Interrupt Request, and Mask Register Format

INTERRUPT VECTOR REGISTER

This register provides the upper five bits of the interrupt vector address. The format of this register is shown in Figure 38. The interrupt controller itself provides the lower three bits of the interrupt vector as determined by the priority level of the interrupt request.

The format of the bits in this register is:

I_4 : 5-bit field indicating the upper five bits of the vector address.

PRIORITY-LEVEL MASK REGISTER

This register indicates the lowest priority-level interrupt which will be serviced.

The encoding of the bits in this register is:

m_2 : 3-bit encoded field indicating priority-level value. All levels of lower priority will be masked.

INTERRUPT STATUS REGISTER

This register is defined as in master mode except that DHLT is not implemented. (See Figure 27).




Figure 37. Control Word Format




Figure 38. Interrupt Vector Register Format




Figure 39. Priority Level Mask Register

Interrupt Controller and Reset

Upon RESET, the interrupt controller will perform the following actions:

- All SFNM bits reset to 0, implying Fully Nested Mode.
- All PR bits in the various control registers set to 1. This places all sources at lowest priority (level 111).
- All LTM bits reset to 0, resulting in edge-sense mode.
- All Interrupt Service bits reset to 0.
- All Interrupt Request bits reset to 0.
- All MSK (Interrupt Mask) bits set to 1 (mask).
- All C (Cascade) bits reset to 0 (non-cascade).
- All PRM (Priority Mask) bits set to 1, implying no levels masked.
- Initialized to master mode.




Figure 40. Typical 80188 Computer




Figure 41. Typical 80188 Multi-Master Bus Interface

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature under Bias 0°C to +70°C
 Storage Temperature -65°C to +150°C
 Voltage on any Pin with Respect to Ground -1.0V to +7V
 Power Dissipation 3 Watt

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (T_A = 0°C to +70°C, V_{CC} = 5V ± 10%)
 Applicable to 80188 (8 MHz)

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage (All except X1 and RES)	2.0	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage (RES)	3.0	V _{CC} + 0.5	V	
V _{OLI}	X1 Input Low Voltage	-0.5	0.6	V	
V _{OHI}	X1 Input High Voltage	3.9	V _{CC} + 1.0	V	
V _{OL}	Output Low Voltage		0.45	V	I _B = 2.5 mA for S0-S2 I _B = 2.0 mA for all other outputs
V _{OH}	Output High Voltage	2.4		V	I _{OB} = -400 μA
I _{CC}	Power Supply Current		600*	mA	T _A = -40°C
			550	mA	T _A = 0°C
			415	mA	T _A = +70°C
I _{LI}	Input Leakage Current	± 10		μA	0V < V _{IN} < V _{CC}
I _{LO}	Output Leakage Current	± 10		μA	0.45V < V _{OUT} < V _{CC}
V _{CLO}	Clock Output Low		0.6	V	I _B = 4.0 mA
V _{CHO}	Clock Output High	4.0		V	I _{OB} = -200 μA
C _{IN}	Input Capacitance		10	pF	
C _{IO}	I/O Capacitance		20	pF	

*For extended temperature parts only

PIN TIMINGS

A.C. CHARACTERISTICS (T_A = 0°C to +70°C, V_{CC} = 5V ± 10%)

80188 Timing Requirements All Timings Measured At 1.5 Volts Unless Otherwise Noted

Symbol	Parameter	80188 (8 MHz)		Units	Test Conditions
		Min	Max		
T _{DVCL}	Data in Setup (A/D)	20		ns	
T _{CLOX}	Data in Hold (A/D)	10		ns	
T _{ARYMCH}	Asynchronous Ready (ARDY) active setup time ⁽¹⁾	20		ns	
T _{ARYLCL}	ARDY inactive setup time	35		ns	
T _{CLARX}	ARDY hold time	15		ns	
T _{ARYCHL}	Asynchronous Ready inactive hold time	15		ns	
T _{SRVCL}	Synchronous Ready (SRDY) Transition Setup Time ⁽²⁾	20		ns	
T _{CLSRV}	SRDY Transition Hold Time ⁽²⁾	15		ns	
T _{HVCL}	HOLD Setup ⁽¹⁾	25		ns	
T _{INVCH}	INTR, NMI, TEST, TMR IN, Setup ⁽¹⁾	25		ns	
T _{INVCL}	DRQ0, DRQ1, Setup ⁽¹⁾	25		ns	

80188 Master Interface Timing Responses

T _{CLAV}	Address Valid Delay	5	55	ns	C _L = 20-200 pF all outputs (except T _{CLTMV}) @ 8 MHz
T _{CLAX}	Address Hold	10		ns	
T _{CLAZ}	Address Float Delay	T _{CLAX}	35	ns	
T _{CHCZ}	Command Lines Float Delay		45	ns	
T _{CHCV}	Command Lines Valid Delay (after float)		55	ns	
T _{HLL}	ALE Width	T _{CLCL} - 35		ns	
T _{CHLH}	ALE Active Delay		35	ns	
T _{CHLL}	ALE Inactive Delay		35	ns	
T _{LLAX}	Address Hold to ALE Inactive	T _{CHCL} - 25		ns	
T _{CLDV}	Data Valid Delay	10	44	ns	
T _{CLOX}	Data Hold Time	10		ns	
T _{WHDX}	Data Hold after WR	T _{CLCL} - 40		ns	
T _{CVGTV}	Control Active Delay 1	5	50	ns	
T _{CHCTV}	Control Active Delay 2	10	55	ns	
T _{CVGTX}	Control Inactive Delay	5	55	ns	
T _{CVDEX}	DEN Inactive Delay (Non-Write Cycle)	10	70	ns	

1. To guarantee recognition at next clock.
2. To guarantee proper operation.

PIN TIMINGS (Continued)

A.C. CHARACTERISTICS

(T_A = 0°C to +70°C, V_{CC} = 5V ± 10%) (Continued)

80188 Master Interface Timing Responses (Continued)

Symbol	Parameter	80188 (8 MHz)		Units	Test Conditions
		Min	Max		
T _{AZHL}	Address Float to RD Active	0		ns	
T _{CLRL}	RD Active Delay	10	70	ns	
T _{CLRH}	RD Inactive Delay	10	55	ns	
T _{RLAV}	RD Inactive to Address Active	T _{CLCL} - 40		ns	
T _{HLAV}	HLDA Valid Delay	5	50	ns	
T _{RLW}	RD Width	2T _{CLCL} - 50		ns	
T _{RLWV}	WR Width	2T _{CLCL} - 40		ns	
T _{AVL}	Address Valid to ALE Time	T _{CLCH} - 25		ns	
T _{SLAV}	Status Active Delay	10	55	ns	
T _{SLIH}	Status Inactive Delay	10	65	ns	
T _{CLTMV}	Timer Output Delay		60	ns	100 pF max
T _{CLRD}	Reset Delay		60	ns	
T _{CLQSV}	Queue Status Delay		35	ns	
T _{CHDX}	Status Hold Time	10		ns	
T _{AVCH}	Address Valid to Clock High	10		ns	
T _{CLLV}	[LOCK Valid/Invalid Delay	5	65	ns	

80188 Chip-Select Timing Responses

T _{CLCSV}	Chp-Select Active Delay		66	ns	
T _{CHCSX}	Chp-Select Hold from Command Inactive	35		ns	
T _{CHCSX}	Chp-Select Inactive Delay	5	35	ns	

80188 CLKIN Requirements

T _{CKIN}	CLKIN Period	62.5	250	ns	
T _{CKHL}	CLKIN Fall Time		10	ns	3.5 to 1.0V
T _{CKLH}	CLKIN Rise Time		10	ns	1.0 to 3.5V
T _{CLCK}	CLKIN Low Time	25		ns	1.5V
T _{CHCK}	CLKIN High Time	25		ns	1.5V

PIN TIMINGS (Continued)

A.C. CHARACTERISTICS (Continued)
 (T_A = 0°C to +70°C, V_{CC} = 5V ± 10%) (Continued)

80188 CLKOUT Timing (200 pF load)

Symbol	Parameter	80188 (8 MHz)		Units	Test Conditions
		Min	Max		
T _{CICO}	CLKIN to CLKOUT Skew		50	ns	
T _{CLCL}	CLKOUT Period	125	500	ns	
T _{CLCH}	CLKOUT Low Time	1/2 T _{CLCL} - 7.5		ns	1.5V
T _{CHCL}	CLKOUT High Time	1/2 T _{CLCL} - 7.5		ns	1.5V
T _{CH1GH2}	CLKOUT Rise Time		15	ns	1.0 to 3.5V
T _{CL2CL1}	CLKOUT Fall Time		15	ns	3.5 to 1.0V

Explanation of the AC Symbols

Each timing symbol has from 5 to 7 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.


- A: Address
- ARY: Asynchronous Ready Input
- C: Clock Output
- CK: Clock Input
- CS: Chip Select
- CT: Control (DT/R, DEN, ...)
- D: Data Input
- DE: DEN
- H: Logic Level High
- IN: Input (DRO0, TIMO, ...)

- L: Logic Level Low or ALE
- O: Output
- OS: Queue Status (OS1, OS2)
- R: RD Signal, RESET Signal
- S: Status (S0, S1, S2)
- SRY: Synchronous Ready Input
- V: Valid
- W: WR Signal
- X: No Longer a Valid Logic Level
- Z: Float

- Examples:
 T_{CLAV}— Time from Clock Low to Address Valid
 T_{CHLV}— Time from Clock High to ALE High
 T_{CLCSV}— Time from Clock LOW to Chp Select Valid


WAVEFORMS

Major Cycle Timing




WAVEFORMS (Continued)

Major Cycle Timing (Continued)



WAVEFORMS (Continued)



80188 EXECUTION TIMINGS

Since the bus interface unit and execution unit operate independently, a determination of 80188 program execution timing must consider the bus cycles necessary to prefetch instructions as well as the number of execution unit cycles necessary to execute instructions. The following instruction timings represent the minimum execution time in clock cycles for each instruction. The timings given are based on the following assumptions:

- The opcode, along with any data or displacement required for execution of a particular instruction, has been prefetched and resides in the queue at the time it is needed.
- No wait states or bus HOLDS occur.

All instructions which involve memory accesses can also require one or two additional clocks above the minimum timings shown due to the asynchronous handshake between the BIU and execution unit.

All jumps and calls include the time required to fetch the opcode of the next instruction at the destination address.

The 80188 8-bit BIU is noticeably limited in its performance relative to the execution unit. A sufficient number of prefetched bytes may not reside in the prefetch queue much of the time. Therefore, actual program execution time may be substantially greater than that derived from adding the instruction timings shown.



LM139/239/339, LM139A/239A/339A, LM2901, LM3302

Low Power Low Offset Voltage Quad Comparators

General Description

The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters, pulse, squarewave and time delay generators; wide range VCO; MOS clock timers, multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic—where the low power drain of the LM339 is a distinct advantage over standard comparators.

Advantages



- High precision comparators
- Reduced V_{OS} drift over temperature

- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

Features

- Wide single supply voltage range of dual supplies
 - LM139 series: $2 V_{CC}$ to $36 V_{CC}$ or $2 V_{CC}$ to $36 V_{CC}$
 - LM139A series, LM2901: $\pm 1 V_{CC}$ to $\pm 18 V_{CC}$
 - LM3302: $2 V_{CC}$ to $28 V_{CC}$ or $\pm 1 V_{CC}$ to $\pm 14 V_{CC}$
- Very low supply current drain (0.8 mA) — independent of supply voltage (2 mW/comparator at $+5 V_{CC}$)
- Low input biasing current: ± 5 nA
- Low input offset current: ± 3 mV
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage: 250 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MCS and CMOS logic systems

Schematic and Connection Diagrams



Order Number LM139J, LM139AJ, LM239J, LM239AJ, LM339J, LM339AJ, LM2901J or LM3302J
 See NS Package Number J14A
 Order Number LM339AM, LM339M or LM2901M
 See NS Package Number M14A
 Order Number LM339N, LM339AN, LM2901N or LM3302N
 See NS Package Number N14A

LM139/239/339, LM139A/239A/339A, LM2901, LM3302



LM139/239/339, LM139A/239A/339A, LM2901, LM3302

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications (Note 10)

Parameter	LM139A		LM239A, LM339A		LM139		LM239, LM339		LM2901		LM3302		Units
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Max	
Supply Voltage, V^+			28 V_{CC} or $\pm 14 V_{CC}$										
Differential Input Voltage (Note 8)			28 V_{CC}										
Input Voltage			$-0.3 V_{CC}$ to $+36 V_{CC}$										
Power Dissipation (Note 1)			1050 mW										
Modded DIP			Continuous										
Can/DIP			50 mA										
Small Outline Package			-65°C to $+150^\circ\text{C}$										
Output Short-Circuit to GND (Note 2)			Continuous										
Input Current ($V_{IN} < -0.3 V_{CC}$) (Note 3)			50 mA										
Storage Temperature			-65°C to $+150^\circ\text{C}$										
Load Temperature (Soldering, 10 seconds)			260°C										
Operating Temperature Range			LM2901/LM339A: 0°C to $+70^\circ\text{C}$ LM239/LM339: -25°C to $+85^\circ\text{C}$ LM139/LM239A/LM339A: -40°C to $+85^\circ\text{C}$ LM2901: -55°C to $+125^\circ\text{C}$										
Soldering (110 seconds)			260°C										
Small Outline Package			215°C										
Vapor Phase (60 seconds)			220°C										
Infrared (15 seconds)			See A1-1450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.										
ESD rating to be determined													

Electrical Characteristics ($V^+ = -5 V_{CC}$; $T_A = -25^\circ\text{C}$, unless otherwise stated)

Parameter	LM139A		LM239A, LM339A		LM139		LM239, LM339		LM2901		LM3302		Units
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Max	
Input Offset Voltage (Note 5)			± 1.0										
Input Bias Current			25										mV/CC
Input Offset Current			± 3.0										mV/CC
Input Common-Mode Voltage Range			0 to $V^+ - 1.5$										mV/CC
Supply Current			0.8										mA
Voltage Gain			50										V/mV
Large Signal Response Time			300										ns
Response Time (Note 7)			1.3										μs
Output Sink Current ($V_{OL} = -1.5 V_{CC}$)			6.0										mA

Electrical Characteristics ($V^+ = 5 \text{ Vcc}$, $T_A = 25^\circ\text{C}$, unless otherwise stated) (Continued)

Parameter	Conditions	LM139A		LM239A, LM339A		LM139		LM239, LM339		LM2901		LM3302		Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Saturation Voltage	$V_{IH(-)} = 1 \text{ Vcc}$, $V_{IH(+)} = 0$, $I_{SINK} = 5.4 \text{ mA}$	250	400	250	400	250	400	250	400	250	400	250	500	mVcc
Output Leakage Current	$V_{IH(+)} = 1 \text{ Vcc}$, $V_{IH(-)} = 0$, $V_O = 5 \text{ Vcc}$	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	nAcc	

Parameter	Conditions	LM139A		LM239A, LM339A		LM139		LM239, LM339		LM2901		LM3302		Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage (Note 9)		±4.0		±4.0		±9.0		±9.0		±9.0		±15		mVcc
Input Offset Current	$I_{IH(+)} = I_{IH(-)} = I_{IH(-)} - V_{CM} = 0\text{V}$	±100		±150		±100		±150		±50		±200		nAacc
Input Bias Current	$I_{IH(+)} \text{ or } I_{IH(-)} \text{ with Output in Linear Range, } V_{CM} = 0\text{V (Note 5)}$	300		400		300		400		200		500		nAacc
Input Common-Mode Voltage Range (Note 6)	$V^+ = 30 \text{ Vcc}$ (LM3302), $V^+ = 28 \text{ Vcc}$	0	$V^+ - 2.0\text{V}$	0	$V^+ - 2.0\text{V}$	0	$V^+ - 2.0\text{V}$	0	$V^+ - 2.0\text{V}$	0	$V^+ - 2.0\text{V}$	0	$V^+ - 2.0\text{V}$	Vcc
Saturation Voltage	$V_{IH(-)} = 1 \text{ Vcc}$, $V_{IH(+)} = 0$, $I_{SINK} = 5.4 \text{ mA}$	200		700		700		700		400		700		mVcc
Output Leakage Current	$V_{IH(+)} = 1 \text{ Vcc}$, $V_{IH(-)} = 0$, $V_O = 30 \text{ Vcc}$ (LM3302), $V_O = 28 \text{ Vcc}$	1.0		1.0		1.0		1.0		1.0		1.0		µAacc
Differential Input Voltage (if used), (Note 8)	Keep all V_{IH} 's $\geq 0 \text{ Vcc}$ (or V^-)	36		36		36		36		36		36		Vcc

Note 1: For operation at high temperature, the LM239A, LM339A, LM2901, LM3302 must be derated based on a 12°C maximum junction temperature and a thermal resistance of 85°C/W, which applies to the device soldered in a printed circuit board operating in a still air ambient. The LM239 and LM339 must be derated based on a 15°C maximum junction temperature. The low level dissipation and the "ON-OFF" characteristic of the output keeps the chip dissipation very small (P_D < 100 mW), provided the output transitions are allowed to be fast.

Note 2: Short circuits from the output to V^- can cause excessive heating and eventual destruction when consuming short circuits to ground; the maximum output current is approximately 20 mA independent of the magnitude of V^- .

Note 3: The input current will only exist when the voltage at any of the input nodes is driven negative. It is due to the collector base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to the diode action, there is also lateral parasitic transistor action on the IC chip. This transistor action can cause the output voltages to drop below the V^- voltage level (or to ground) for a large overshoot for the time duration that an input is driven negative. This is not destructive and a small output current will re-establish when the input voltage, which may be positive, again returns to a more positive value. $V^- = 0.3 \text{ Vcc}$ (at 25°C).

Note 4: These specifications are limited to -55°C , T_A , $+125^\circ\text{C}$ for the LM139, LM139A, and the LM239, LM239A, LM339, LM339A, at temperature specifications are limited to -25°C , T_A , $+85^\circ\text{C}$.

Note 5: The direction of the input current at out of the IC due to the PNP input stage. I_{IH} current is extremely constant, independent of the state of the output, but no loading change results on the reference or output lines to $+30 \text{ Vcc}$ without damage (25V for LM3302), independent of the magnitude of V^- .

Note 6: The response time specified is a 100 mV input step with 5 mV overshoot. For larger overshoots up to 300 mV can be obtained. See typical performance characteristics section.

Note 7: Probable occurrences of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3 Vcc for 0.3 Vcc below the magnitude of the negative power supply. I_{IH} must not be less than -0.3 Vcc for 0.3 Vcc below the magnitude of the negative power supply. I_{IH} must not be less than -0.3 Vcc for 0.3 Vcc below the magnitude of the negative power supply. I_{IH} must not be less than -0.3 Vcc for 0.3 Vcc below the magnitude of the negative power supply.


Note 8: At output switch point, $V_O = 1.4 \text{ Vcc}$, $R_{th} = 90\Omega$ with V^- from 5 Vcc to 30 Vcc, and over the full input common mode range at V_{IH} to V^- .

Note 9: Refer to the LM139 and LM239 pinout specifications and to the LM2901 and LM3302 pinout specifications.


LM139/239/339, LM139A/239A/339A, LM2901, LM3302

LM139/239/339, LM139A/239A/339A, LM2901, LM3302

Typical Performance Characteristics LM139/LM239/LM339, LM139A/LM239A/LM339A, LM3302



Typical Performance Characteristics LM2901



Application Hints


The LM139 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output load is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing this input resistors to $< 10 \text{ k}\Omega$ reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be grounded. The bias network of the LM139 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 2 V_{DC} to 30 V_{DC} . It is usually unnecessary to use a bypass capacitor across the power supply line.


The differential input voltage may be larger than V^+ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than $-0.3 V_{DC}$ (at 25°C). An input clamp diode can be used as shown in the applications section.

The output of the LM139 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output ORing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V^+ terminal of the LM139A package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V^+) and the β of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60 Ω R_{SAT} of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.

Typical Applications ($V^+ = 5.0 V_{DC}$)




Typical Applications ($V^+ = 15 V_{DC}$) (Continued)



LM139/239/339, LM139A/239A/339A, LM2901, LM3302


LM139/239/339, LM139A/239A/339A, LM2901, LM3302

Typical Applications ($V^+ = 15 V_{DC}$) (Continued)




TL/H/5706-13

Pulse Generator



TL/H/5706-17


ORing the Outputs



TL/H/5706-15


LM139/239/339, LM139A/239A/339A, LM2901, LM3302

Typical Applications ($V^+ = 15 V_{DC}$) (Continued)




TL/H/5706-14

Non-Inverting Comparator with Hysteresis




TL/H/5706-18

Inverting Comparator with Hysteresis




TL/H/5706-19


Typical Applications ($V^+ = 15\text{ VDC}$) (Continued)




TL/H/5706-16




TL/H/5706-20




TL/H/5706-21



TL/H/5706-22




TL/H/5706-24



TL/H/5706-25

LM139/239/339, LM139A/239A/339A, LM2901, LM3302




TL/H/5706-23

Typical Applications ($V^+ = 15\text{ VDC}$) (Continued)

LM139/239/339, LM139A/239A/339A, LM2901, LM3302


Typical Applications ($V^+ = 5 V_{DC}$) (Continued)

Low Frequency Op Amp




TL/H/5706-26

Low Frequency Op Amp
($V_o = 0V$ for $V_{in} = 0V$)




TL/H/5706-27

Transducer Amplifier




TL/H/5706-28

Zero Crossing Detector (Single Power Supply)



TL/H/5706-29

Low Frequency Op Amp with Offset Adjust




TL/H/5706-29

Split-Supply Applications ($V^+ = +15 V_{DC}$ and $V^- = -15 V_{DC}$)


LM139/239/339, LM139A/239A/339A, LM2901, LM3302

MOS Clock Driver




TL/H/5706-31

Zero Crossing Detector




TL/H/5706-32

Comparator With a Negative Reference



TL/H/5706-33

10, 12, 14, OR 16 BIT INDUSTRIAL RESOLVER TO DIGITAL CONVERTERS



FEATURES

- LOW COST
- IDEAL FOR MOTOR CONTROL
- BUILT-IN-TEST (BIT) AND LOSS-OF-SIGNAL (LOS) OUTPUTS
- VELOCITY OUTPUT ELIMINATES TACHOMETER
- PROGRAMMABLE RESOLUTION
- PROGRAMMABLE BANDWIDTH
- ACCURACY TO ± 2.3 ARC MIN.

DESCRIPTION

The RDC-19200 Monobrid Series are versatile state-of-the-art resolver to digital converters featuring programmable resolution and bandwidth and a velocity output voltage.

Resolution programming allows selection of 10, 12, 14, or 16 bits and are available with commensurate accuracies up to 2 minutes ± 1 LSB. Resolution programming combines the high tracking rate of a 10 bit converter with the precision of a 16 bit device in one package.

The velocity output (VEL) from the RDC-19200 is a ground based voltage of 0 to ± 10 VDC with a linearity of 2.0% or 0.7%. VEL may be scaled up by a single

external resistor to provide up to ± 10 VDC for the required maximum tracking rate.

APPLICATIONS

The RDC-19200 Series converters are designed for use in modern high performance commercial and industrial control systems. Applications include motor control, theodolite, radar antenna position information, CNC machine tooling, robot axis control, and process control. With their low cost and superior performance, the RDC-19200 Series converters are ideal for motion control and position monitoring applications.




FIGURE 1. RDC-19200 BLOCK DIAGRAM

© DDC Custom Monoliths utilized in this product are copyright under the Semiconductor Chip Protection Act.
 * Monobrid is a registered trademark of ILC Data Device Corporation.

TABLE 1. RDC-19200 SPECIFICATIONS
 These specifications apply over temperature range, power supply range, reference frequency and amplitude range, $\pm 10\%$ signal amplitude variation and up to 10% harmonic distortion in the reference.

PARAMETER	VALUE	DESCRIPTION
RESOLUTION	10, 12, 14 or 16 bits	Programmable
ACCURACY GRADES	10, 8, 4, 2 minutes	Max = 1 LSB of selected resolution, see Ordering Information
DIFFERENTIAL LINEARITY	16, 12, 8 or 4	LSBs in the 16th bit, see Ordering Information
REPEATABILITY	1 LSB max	
REF INPUT CHARACTERISTICS Voltage Range Single Ended Input Impedance Frequency Range	4-50Vrms 100K Ohm min. 110K Ohm nom. 360Hz to 6KHz	See Table 4, Dynamic Characteristics
SIGNAL INPUT CHARACTERISTICS Resolver Z _s Single Ended Z _s Differential Z _s Each line-ground Common Mode Range Max Voltage = 0 damage Direct Input Signal Type	11.8V L-L 70K Ohm 140K Ohm 80K Ohm 26V peak 100V transient 2.0V L-L	Voltage options and minimum input impedance, balanced Sin and Cos resolver signal referenced to converter's internal DC ref. voltage of +5.5V
Sin Cos Voltage Range Max Voltage = 0 Damage Z _s	2V nom. 2.3V max 15V continuous 110V peak transient >20M ohm -10pf voltage follower	
DIGITAL INPUT OUTPUT Logic Type Inputs Max Voltage w/o Damage Loading INH (Inhibit) EM (Enable bits 1-8) EL (Enable bits 9-16) S (Control Transformer) BW (Bandwidth) Resolution Control	Logic 0 = 0.8V max Logic 1 = 2.0V min -0.3 to 11V -10 μ A max Logic 0 inhibits, Logic 1 enables, Data stable within 0.3 μ s Logic 0 enables, data valid within 150 ns, Logic 1 high Z within 100 ns Logic 0 for Control Transformer, Logic 1 for normal tracking Logic 1 = High BW (530 Hz), Logic 0 = Low BW (130 Hz) B (pin 8) A (pin 7) 0 1 1 0 1 0 1 0	TTL CMOS compatible Pull-up current source to +5V. Spl max CMOS transient protected Logic 0 inhibits, Logic 1 enables, Data stable within 0.3 μ s Logic 0 enables, data valid within 150 ns, Logic 1 high Z within 100 ns Unused output bits are at logic 0
OUTPUTS Parallel Data CB (Converter Busy) U (Direction) MC (Major Carry) BIT (Built in Test) LOS (Loss of Signal) Drive Capability	10, 12, 14, or 16 bits Logic 0: 1 TTL Load Logic 1: 10 TTL Loads High Z: 10 μ A Spl max	Natural binary angle, positive logic 0.4 μ s to 0.7 μ s positive pulse; leading edge inhibits counter update. Logic 1 counts up, Logic 0 counts down Logic 0 at MC Logic 0 for BIT condition. Logic 1 for LOS (1-3 μ A pull-up to +5V) -1.6mA at 0.4V max 0.4mA at 2.8V min
ANALOG OUTPUTS V (Internal DC ref) VEL (Velocity) e (AC error)	+5.5V nom 50mVrms per LSB of error 25mVrms per LSB of error 12.5mVrms per LSB of error 6.3mVrms per LSB of error	See Table 6, Velocity Characteristics 10 bit mode 12 bit mode 14 bit mode 16 bit mode
Dynamic Characteristics		See Table 4, Dynamic Characteristics





ILC DATA DEVICE CORPORATION

RDC-19200[®] MONOBRID[®] SERIES


TABLE 1. RDC-19200 SPECIFICATIONS (Continued)

PARAMETER	VALUE			DESCRIPTION	
POWER SUPPLY CHARACTERISTICS				Note: When analog outputs are not required, ground -15V (pin 36)	
	Nominal Voltage and Range	+15VDC ±5%	+5VDC ±10%		-15VDC ±5%
	Max. Voltage w/o Damage	-18V	+8V		-18V
Max. Current	25mA	10mA	15mA		
TEMPERATURE RANGES					
Operating	0°C to +70°C				
Storage	-40°C to +120°C				
PHYSICAL CHARACTERISTICS					
Size	1.14 x 2.02 x 0.23 inches (28.96 x 51.3 x 5.84 mm)			40 pin TDIP	
Weight	0.46 oz (13 gm)				

TECHNICAL INFORMATION

INTRODUCTION

The RDC-19200 Series are small, 40 pin TDIP resolver to digital hybrid converters. As shown in the block diagram (figure 1), the RDC-19200 can be broken down into the following functional parts: Signal Input Option, Converter, Analog Conditioner, Power Supply Conditioner, and Digital Interface.



Standard Resolver Control Transmitter (RX) Outputs as a Function of CCW Rotation From Electrical Zero (EZ) With R2-R4 Excited.

FIGURE 2. RESOLVER SIGNALS

SIGNAL INPUT OPTIONS

In a resolver, shaft angle data is transmitted as the ratio of carrier amplitudes across the terminals. The converter internal to the RDC-19200 operates with signals in resolver format, $\sin\theta\cos\omega t$ and $\cos\theta\cos\omega t$. Figure 2 shows the resolver signals as a function of the angle θ . The RDC-19200 accepts solid state resolver (11.8Vrms) and direct (2Vrms) inputs. The reference is a single ended input with 100K ohm impedance.

2V DIRECT INPUT OPTION. The direct inputs are transient protected voltage followers which accept 2Vrms resolver inputs, as shown in figure 3. A 2V input from a resolver allows use of a lower reference voltage. This lowers oscillator cost and allows a lower power reference oscillator.

INTERNAL DC REFERENCE VOLTAGE (V). This internal voltage is not required externally for normal operation of the converter. It is used as the internal DC reference common with the direct input option. It is nominally +5.5V and is proportional to the +15VDC supply.

11.8V RESOLVER INPUT OPTION. The 11.8V resolver inputs are true differential inputs with high AC and DC common mode rejection (see figure 4). Input impedance is maintained with power off. The recurrent AC peak + DC common mode voltage should not exceed 26V peak; maximum transient peak voltage should not exceed 100V.




FIGURE 3. DIRECT INPUT OPTION - 2V



ILC DATA DEVICE CORPORATION

RDC-19200[®] MONOBRID[®] SERIES

RESISTOR PROGRAMMING FOR NON-STANDARD INPUT VOLTAGES. When applying voltages greater than 2Vrms, a simple voltage divider can be used to attenuate both the sin and cos inputs. Since the converter inputs are voltage followers, there will be no loading on the resistor dividers (see figure 5).

The 11.8V resolver input conditioner consists of two differential amplifiers. The 11.8V input is scaled down to 2V. When applying resolver inputs greater than 11.8V, four resistors, one in series with each input line, can be used to scale down the voltage (see figure 6).






FIGURE 4. RESOLVER INPUT OPTION - 11.8V



Notes:
(1) R1 = R2; R3 = R4 to 0.1% match.
(2) R1 + R3 and R2 + R4 should be as high as possible to minimize resolver loading.

FIGURE 5. INPUT RESISTOR SCALING - 2V



$$\frac{R}{70.8K} = \frac{\text{Input Voltage L-L}}{11.8V}$$

Notes:
(1) Input Voltage L-L is greater than 11.8V.
(2) R = R1 = R2 = R3 = R4 to 0.1% match.

FIGURE 6. INPUT RESISTOR SCALING - 11.8V

CONVERTER OPERATION

As shown in figure 1, the converter section of the RDC-19200 contains a high accuracy control transformer, demodulator, error processor, voltage controlled oscillator (VCO), up-down counter, zero-set timing, and reference conditioner. The converter produces a digital angle ϕ which tracks the analog input angle θ to within the specified accuracy of the converter.

The control transformer performs the following trigonometric computation:

$$\sin(\theta - \phi) = \sin\theta\cos\phi - \cos\theta\sin\phi$$

Where:

θ is angle theta, representing the resolver shaft position.

ϕ is digital angle phi, contained in the up/down counter.

The tracking process consists of continually adjusting ϕ to make $(\theta - \phi) \approx 0$, so that ϕ will repeat the shaft position θ .

The output of the demodulator is an analog DC level proportional to $\sin(\theta - \phi)$. The error processor receives its input from the demodulator and integrates this $\sin(\theta - \phi)$ error signal which then drives the VCO. The VCO's clock pulses are accumulated by the up/down counter. The velocity voltage accuracy, linearity and offset are determined by the quality of the VCO. Functionally, the up/down counter is an incremental integrator. Therefore, there are two stages of integration which makes the converter a Type II tracking servo.

In a Type II servo, the VCO always settles to a counting rate which makes $d\phi/dt$ equal to $d\theta/dt$ without lag. The output data will always be fresh and available as long as the maximum tracking rate of the converter is not exceeded.


The RDC-19200 has unique zero-set timing circuits that cancel out all internal op-amp DC offsets. This zero-setting is done twice a reference input carrier cycle centered around the zero crossings. Each zero-setting cycle lasts for 18μs. During this time, the resolver input is disconnected and a zero input is switched in. The digital input to the control transformer is latched. The resultant DC error at the output of the demodulator is sampled and injected back in during the normal mode of operation.

The result is an effective way of simulating DC offset-free op-amps which ensure a converter whose actual dynamic and large signal performance is the same as its mathematical theoretical

performance. In a somewhat similar manner, the velocity op-amp integrator's DC offset voltage is also cancelled out with this zero-setting scheme.

The reference conditioner is a comparator that produces the square wave reference voltage which drives the demodulator. It is single ended ground based with an input Z of 100K ohms min, 110K ohms nom, resistive.

MINIMIZING ERRORS DUE TO QUADRATURE. In those applications where highest accuracy is needed, the REF input can be phase shifted by adding a capacitor in series with the REF input (pin 40) to add a phase lead equal to the nominal phase lead of the resolver input. To determine the capacitor's value see figure 7.



Note: Choose C such that the V_x to REF phase lead is equal to the resolver to REF phase lead plus $9\mu s$.

FIGURE 7. PHASE SHIFTING THE REF INPUT

QUADRATURE VOLTAGES. In a resolver, quadrature voltages are by definition the resulting 90° fundamental signal in the pulled out error voltage (e) in the converter. A digital inhibit (INH) will result due to the interaction of this quadrature voltage and a reference phase shift between the converter signal and reference inputs. The magnitude of this error is given by the following formula:

Magnitude of Error = (Quadrature Voltage/F.S. signal) * $\tan(\alpha)$
Where:

- Magnitude of Error is in radians
- Quadrature Voltage is in volts
- Full Scale signal is in volts
- α = signal to REF phase shift.

An example of the magnitude of error is as follows:

- Let: Quadrature Voltage = 11.8mV
- Let: F.S. signal = 11.8V
- Let: $\alpha = 6^\circ$
- Then: Magnitude of Error = $0.35 \text{ mV} \approx 1 \text{ LSB}$ in the 16th bit.

Note: Quadrature is composed of static quadrature which is specified by the resolver supplier plus the speed voltage which is determined by the following formula:

$$\text{Speed Voltage} = (\text{rotational speed}/\text{carrier freq}) \cdot \text{F.S. signal}$$

Where:

- Speed Voltage is the quadrature due to rotation.
- Rotational speed is the RPS (rotations per second) of the resolver.
- Carrier frequency is the REF in Hz.

ANALOG CONDITIONER

The Analog Conditioner section performs three functions. It converts analog ground from 5.5V to 0V, provides a gain of 2 for AC Error (e) and a gain of 2.2 for Velocity (VEL). The velocity scaling sensitivity can be increased with an external resistor. Refer to VEL PROGRAMMING section for more information.

POWER SUPPLY CONDITIONER

The power supply conditioner lowers the internal power supply voltage to the custom CMOS chip to +11V from the +15V supply. The +11V will track the +15V. Internal analog ground is one half of 11V or +5.5V, nom.

DIGITAL INTERFACE

The digital interface circuitry performs three main functions:

1. Latches the output bits during an inhibit (INH) command, allowing stable data to be read out of the RDC-19200.
2. Furnishes parallel tri-state data formats.
3. Acts as a buffer between the internal CMOS logic and the external TTL logic.

In the RDC-19200, applying an Inhibit (INH) command will lock the data in the output transparent latch without interfering with the continuous tracking of the converter's feedback loop. Therefore, the digital angle θ is always updated, and the INH can be applied for an arbitrary amount of time. The Inhibit Transparent Latch and the 50ns delay are part of the inhibit circuitry. For further information, see the INHIBIT (INH, PIN 9) paragraph. The BIT detect circuitry monitors the error level (D) from the demodulator and the LOS (loss of signal) detector detects disconnected resolver inputs.

LOGIC INPUT/OUTPUT

The digital angle outputs are buffered and provided in a two-byte format. The first byte contains the MSBs (bits 1-8) and is enabled by placing \overline{EM} (pin 10) to a logic 0. Depending on the user programmed resolution, the second byte contains the LSBs and contains either bits 9-10 (10 bit resolution), bits 9-12 (12 bit resolution), bits 9-14 (14 bit resolution) or bits 9-16 (16 bit resolution). All unused LSBs will be at logic 0. Table 2 lists the angular weight for the digital angle outputs.

The digital angle outputs are valid 150 ns after \overline{EM} or \overline{EL} are activated with a logic 0 and are high impedance within 100 ns, max after \overline{EL} and \overline{EM} are set to logic 1. Both enables are internally pulled up to +5V by $\sim 10\mu A$ max current sources.

TABLE 2. DIGITAL ANGLE OUTPUTS

BIT	DEG BIT	MIN BIT
1 (MSB ALL MODES)	180	10 800
2	90	5 400
3	45	2 700
4	22.5	1 350
5	11.25	675
6	5.625	337.5
7	2.813	168.8
8	1.405	84.38
9	0.7031	42.19
10 (LSB 10 BIT MODE)	0.3516	21.09
11	0.1758	10.55
12 (LSB 12 BIT MODE)	0.879	5.27
13	0.439	2.64
14 (LSB 14 BIT MODE)	0.0220	1.32
15	0.0110	0.66
16 (LSB 16 BIT MODE)	0.0055	0.33

Note: \overline{EM} enables the 8 MSBs and \overline{EL} enables the LSBs

DIGITAL ANGLE OUTPUT TIMING

The digital angle output is 10, 12, 14, or 16 parallel data bits. All logic outputs are short-circuit proof to ground and -5V. The CB output is a positive 0.4 to 0.7 μs pulse.

The digital output data changes approximately 50 ns after the leading edge of the CB pulse because of an internal delay (shown in figure 1). Data is valid 0.2 μs after the leading edge of CB (see figure 8). The angle is determined by the sum of the bits at logic 1.




FIGURE 8. CB TIMING

INHIBIT (\overline{INH} , PIN 9)

When an Inhibit (\overline{INH}) input is applied to the RDC-19200, the Output Transparent Latch is locked, causing the output data bits to remain stable while data is being transferred (see figure 9). The output data bits are stable 0.3 μs after INH is driven to logic 0.

A logic 0 at the T input of the Inhibit Transparent Latch latches the data, and a logic 1 applied to T allows the bits to change. This latch also prevents the transmission of invalid data when there is an overlap between CB and INH. While the counter is not being updated, CB is at logic 0 and the INH latch is transparent; when CB goes to logic 1, the INH latch is locked. If CB

occurs after INH has been applied, the latch will remain locked and its data will not change until CB returns to logic 0. If INH is applied during CB, the latch will not lock until the CB pulse is over. The purpose of the 50 ns delay is to prevent a race condition between CB and INH where the up-down counter begins to change as an INH is applied.

An INH input, regardless of its duration, does not affect the converter update. A simple method of interfacing to a computer asynchronous to CB is:

- (1) Apply \overline{INH} .
- (2) Wait 0.3 μs , min.
- (3) Transfer the data.
- (4) Release \overline{INH} .

As long as the converter maximum tracking rate is not exceeded, there will be no velocity lag in the converter output although momentary acceleration errors remain. If a step input occurs, as when the power is initially applied, the response will be critically damped. Figure 10 shows the response to a step input. After initial slewing at the maximum tracking rate of the converter, there is one overshoot (which is inherent in a Type II servo). The overshoot settling to a final value is a function of the small signal settling time.




FIGURE 9. INHIBIT TIMING




FIGURE 10. RESPONSE TO A STEP INPUT

DATA TRANSFERS

Digital output data from the RDC-19200 can be transferred to 8 bit and 16 bit bus systems. For 8 bit systems, the MSB and LSB bytes are transferred sequentially (see figures 11 and 12). For 16 bit systems, all bits are transferred at the same time (see figures 13 and 14).




FIGURE 11. DATA TRANSFER TO 8 BIT BUS




FIGURE 12. DATA TRANSFER TO 8 BIT BUS TIMING




FIGURE 13. 16 BIT DATA TRANSFER




FIGURE 14. 16 BIT DATA TRANSFER TIMING

PROGRAMMABLE RESOLUTION

Resolution is controlled by two logic inputs, A and B (see table 3). The resolution can be changed during converter operation so the appropriate resolution and velocity dynamics can be changed as needed. To insure that a race condition does not exist between counting and changing the resolution, inputs A and B are transferred through the latch internally on the trailing edge of CB (see figure 15).

B (pin 7)	A (pin 8)	RESOLUTION
0	0	10 BIT
0	1	12 BIT
1	0	14 BIT
1	1	16 BIT

Note: All unused digital output data bits are at logic 0.

FASTER SETTLING TIME USING BIT TO REDUCE RESOLUTION

Since the RDC-19200 has higher precision in the higher resolution mode and faster settling in the lower resolution modes, the BIT output can be used to program the RDC-19200 for lower resolution, allowing the converter to settle faster for step inputs. High precision, faster settling can therefore be obtained simultaneously and automatically in one unit. (Note: the use of the BIT output is not recommended for 16 bit operation.)

When the resolution is changed, the VEL scaling is also changed. Since the VEL output is from an integrator with a capacitor feedback, the VEL voltage cannot change instantaneously. Therefore, when changing resolution while moving, there will be a transient with a magnitude proportional to the velocity and a duration determined by the converter bandwidth (see figure 22).





FIGURE 15. RESOLUTION CONTROL TIMING

MAJOR CARRY (MC, PIN 32)

Major Carry is used with Direction Output (U) for multi-turn applications. This signal is similar to the popular MSI four bit up-down counter CO (Carry Out), that is, it is normally high and goes low for all 1's when counting up or all 0's when counting down. See figure 16 for a typical interconnection.

DIRECTION OUTPUT (U, PIN 31)

Direction Output (U) is shown in figure 17. It is at logic 1 to count up and logic 0 for down. The logic level at (U) is valid at least 0.5µs before and at least 20ns after the leading edge of CB.



Notes:
 (1) For the 4 bit up-down counter, use 74LS169B(TTL) or 4516 (CMOS).
 (2) U = up down line, logic 1 counts up.
 (3) T = toggle line, counts on positive edge.

FIGURE 16. TURNS COUNTING CONNECTION DIAGRAM




FIGURE 17. DIRECTION OUTPUT (U) TIMING

SYSTEM SELF-TEST

The RDC-19200 provides two useful logic outputs for systems self test, BIT and LOS.

BUILT-IN-TEST (BIT, PIN 29)

The Built-In-Test output (BIT) monitors the level of error (D) from the demodulator. D represents the difference in the input and output angles and ideally should be zero. If it exceeds approximately 65 LSBs (of the selected resolution), the logic level at BIT will change from a logic 1 to logic 0. This condition will occur during a large step and reset after the converter settles out. BIT will also change to logic 0 for an over-velocity condition because the converter loop cannot maintain input-output sync or if the converter malfunctions where it cannot maintain the loop at a null. (Note: the use of the BIT output is not recommended for 16 bit operation.)

LOSS OF SIGNAL (LOS, PIN 28)

The Loss of Signal (LOS) output is used for system safety. The LOS output changes from logic 0 to 1 if both resolver inputs are disconnected. With disconnected resolver inputs, unpredictable converter performance occurs.

If the LOS signal is used with the 2V Direct Input option, connect a 10M ohm resistor from +S to V and from +C to V. This will insure that if the input resolver signal opens, the input pin will go to V volts.

PROGRAMMABLE BANDWIDTH (BW, PIN 5)

Either low or high bandwidth can be selected by using the BW logic input. A logic 0 applied to BW selects low bandwidth (130 Hz nom), while a logic 1 selects high bandwidth (530 Hz nom). Bandwidth can be changed during converter operation.

Bandwidth and the acceleration constant (K_a) can be determined from the following formulas:

$$\text{Closed Loop Bandwidth (Hz)} = \sqrt{2} A^* \omega$$

$$K_a = A^2$$

See Dynamic Characteristics Table 4 and figures 23 and 24 for values.


PARAMETER	UNITS	BANDWIDTH							
		HIGH				LOW			
RESOLUTION	BITS	10	12	14	16	10	12	14	16
Input Frequency	KHz	1.6	2.6	5.2	8.5	1.6	2.6	5.2	8.5
Tracking Rate	RPS†	800	200	50	12.5	200	50	12.5	3.2
Bandwidth, CL	Hz	530	130	50	130	130	50	130	50
K_a	1/sec²	1.4M	1.4M	1.4M	1.4M	90K	90K	90K	90K
A1**	1/sec	8	8	8	8	2	2	2	2
A2**	1/sec	178	178	178	178	45K	45K	45K	45K
A**	1/sec	1200	1200	1200	1200	300	300	300	300
B**	1/sec	600	600	600	600	150	150	150	150
acc. 1 LSB lag	sec	512K	128K	32K	8K	32K	8K	2K	500
Settling time	msec	10	15	30	75	40	60	120	300

† RPS minimum
* Same as value to left
** See figure 24 for definitions of A1, A2, A, and B

CONTROL TRANSFORMER MODE (\bar{S} , PIN 6)

The converter will function as a Control Transformer (CT) by placing \bar{S} (pin 6) to logic 0. In the CT mode, the digital inputs are double buffered. $\bar{E}M$ is redefined as $\bar{L}M$, $\bar{E}L$ is redefined as $\bar{L}L$ and $\bar{I}PH$ becomes $\bar{L}A$ (see figures 19 and 27). Figure 18 shows CT mode timing for a two byte transfer.

The CT mode is used when the AC error (e) is needed to drive an external control loop by the difference angle of the resolver input and the digital input. It is also used for presetting the converter to a specific angle to reduce the step response time.



- Notes:
(1) $t_w = 100$ ns min (pulse width)
 $t_h = 50$ ns min (hold time)
 $t_{su} = 0$ ns min (hold time inhibit)
 $t_{su} = 0$ ns min (setup time)
 $t_{su} = 300$ ns min (setup inhibit)
(2) When \bar{S} is low
 $\bar{L}M$ $\bar{E}M$ is latch control for MSB byte.
 $\bar{L}L$ $\bar{E}L$ is latch control for LSB byte.
(3) $\bar{L}A$ $\bar{I}PH$ is latch control for CT latch.
1 - latch is transparent.
0 - data held in latch.

FIGURE 18. CT MODE TIMING - TWO BYTE TRANSFER, DOUBLE BUFFERED




FIGURE 19. CONTROL TRANSFORMER BLOCK DIAGRAM

ANALOG OUTPUTS

The analog outputs are AC error (e) and velocity (VEL). If the analog outputs are not required, ground -15V (pin 36).

AC ERROR (e, PIN 39)

AC Error Out (e) is used in CT mode. The AC error is proportional to the difference between the resolver input angle θ and the digital input angle ϕ , ($\theta - \phi$), with a scaling of:

- 50mVrms LSB (10 bit mode)
- 25mVrms LSB (12 bit mode)
- 12.5mVrms LSB (14 bit mode)
- 6.3mVrms LSB (16 bit mode)

The error is positive if it is in phase with the reference and negative if it is out of phase with the reference.

The e output can swing $\pm 10V$ peak min with respect to ground when the voltage level of the $\pm 15V$ power supplies are 15V. The output level range changes proportionally with the power supply level.

VELOCITY (VEL, PIN 38)

The velocity output (VEL, pin 38) is a DC voltage proportional to angular velocity $d\theta/dt$. The velocity is the input to the voltage controlled oscillator (VCO), as shown in figure 1. Its linearity and accuracy is dependent solely on the linearity and accuracy of the VCO.

The maximum VEL output can swing $\pm 10V$ min with respect to ground when the voltage level of the $\pm 15V$ power supplies are 15V. The output level range changes proportionally with the power supply level. The analog output VEL characteristics are listed in table 5.

The VEL output has DC tachometer quality specs such that it can be used as the velocity feedback in servo applications.


VELOCITY PROGRAMMING (VEL PROG, PIN 37)

The velocity output scale factor can be increased by connecting an external resistor (R) from VEL PROG, pin 37 to ground. By scaling up the output, the noise and offset will increase proportionally. The value of R can be determined by the following formula:

$$R = \frac{10 \times B/A}{T - B/A}$$

Where:

- R = external resistor in K Ohms
- A = specified voltage scaling (RPS-VOLT)
- B = desired voltage scaling (RPS-VOLT)



To determine A, refer to Table 6, Voltage Scaling.

TABLE 5. VELOCITY OUTPUT CHARACTERISTICS

PARAMETER	UNIT	RDC-19200 19202 RDC-19201 19203			
		TYP	MAX	TYP	MAX
Polarity	RPS V	(positive for increasing angle) See Voltage Scaling Table 6			
Voltage scaling	RPS V	5	10	5	10
Scale factor	°	100	200	100	200
Scale Factor TC	PPM/°C	1	2	0.5	1
Reversal Error	%	1	2	0.5	1
Linearity	% output	1	2	0.5	1
Zero Offset	mV	15	40	15	40
Zero Offset TC	$\mu V/°C$	25	50	25	50
Load	K Ohms	3	-	3	-
Output Voltage	V	± 13	± 10	± 13	± 10

TABLE 6. VELOCITY OUTPUT VOLTAGE SCALING (RPS-VOLT)

BW	10 BIT	12 BIT	14 BIT	16 BIT
HIGH	80	20	5	1.25
LOW	20	5	1.25	0.32

DYNAMIC PERFORMANCE

A Type II servo loop ($K_v = \infty$) and very high acceleration constants give the RDC-19200 superior dynamic performance as listed in table 1.


SMALL SIGNAL STEP RESPONSE. Figure 20 illustrates the Small Signal Step Response (100 LSB step) for low and high bandwidth for the four resolutions.

LARGE SIGNAL STEP RESPONSE. Figure 21 illustrates the Large Signal Step Response (179° step) for low and high bandwidth for the four resolutions.


BIT OUTPUT REDUCES SETTLING TIME. By using the BIT output together with the A and B inputs, the Large Signal Settling Time may be significantly reduced. Figure 22 shows the connections required for BIT, A, and B and the resultant settling for the different resolution modes.

VELOCITY RESPONSE


A filter on the VEL output will, for a step input in velocity, eliminate the velocity overshoot (normally critically damped) and filter carrier frequency ripple. Figure 23 shows the VEL output with and without a filter for low and high bandwidths. The VEL filter is shown in figure 24.




LOW BANDWIDTH - 10 BIT MODE




HIGH BANDWIDTH - 10 BIT MODE




LOW BANDWIDTH - 10 BIT MODE




HIGH BANDWIDTH - 10 BIT MODE




LOW BANDWIDTH - 12 BIT MODE




HIGH BANDWIDTH - 12 BIT MODE




LOW BANDWIDTH - 12 BIT MODE




HIGH BANDWIDTH - 12 BIT MODE




LOW BANDWIDTH - 14 BIT MODE




HIGH BANDWIDTH - 14 BIT MODE




LOW BANDWIDTH - 14 BIT MODE




HIGH BANDWIDTH - 14 BIT MODE




LOW BANDWIDTH - 16 BIT MODE



HIGH BANDWIDTH - 16 BIT MODE



LOW BANDWIDTH - 16 BIT MODE



HIGH BANDWIDTH - 16 BIT MODE

FIGURE 20. SMALL SIGNAL STEP RESPONSE (100 LSB STEP)

FIGURE 21. LARGE SIGNAL STEP RESPONSE (179° STEP)

RDC-19200[™] MONOBRID[™] SERIES




FIGURE 22. USING BIT TO REDUCE SETTLING TIME (179° STEP)

RDC-19200[™] MONOBRID[™] SERIES




FIGURE 23. VEL OUTPUT WITH AND WITHOUT FILTER





FIGURE 24. VEL OUTPUT FILTERS

TRANSFER FUNCTIONS

The dynamic performance of the converter can be determined from its transfer function block diagram (figure 25) and open and closed loop Bode plots (figures 26 and 27). Table 4 lists the parameters relating to the RDC-19200's dynamic characteristics for different resolution and bandwidth modes.



Note: See table 4 for values of A1, A2, and B.

FIGURE 25. TRANSFER FUNCTION BLOCK DIAGRAM

ACCURACY AND RESOLUTION

Table 7 lists the total accuracy including quantization for the various resolution and accuracy grades.




FIGURE 26. OPEN LOOP BODE PLOT




FIGURE 27. CLOSED LOOP BODE PLOT

RDC-19200 SERIES MODEL NO.	ACCURACY	10 BIT	12 BIT	14 BIT	16 BIT
RDC-1920X-304	2' + 1LSB	23.1	7.3	3.3	2.3
RDC-1920X-303	3' + 1LSB	24.1	8.3	4.3	3.3
RDC-1920X-302	4' + 1LSB	25.1	9.3	5.3	4.3
RDC-1920X-301	8' + 1LSB	29.1	13.3	9.3	8.3

RDC-19200 APPLICATIONS

USING THE RDC-19200 IN THE CT MODE

The CT mode can be applied in servo systems, as shown in figure 28. In this application, changes in position are commanded by the computer through signals fed to the CT. The CT then drives the motors through DC power amplifiers.

MULTI-TURN APPLICATIONS—USE OF MAJOR CARRY (MC, PIN 32)

Refer to Major Carry paragraph on page 8 for details.

USING THE RDC-19200 AS AN R/D WITH VEL TO STABILIZE POSITION LOOP

Figure 29 illustrates a typical use of a RDC-19200 connected as an R/D using the VEL output to stabilize the position loop.




FIGURE 28. CT MODE APPLICATION




FIGURE 29. R/D WITH VEL TO STABILIZE POSITION

INTERFACING THE RDC-19200 WITH AN IBM PC/XT/AT[®]

The RDC-19200 can be connected to an IBM PC/XT/AT through the IBM PC Bus located at address HEX 300 through 303. This location is reserved by the PC for prototype cards. Figure 31 illustrates the connection to the IBM PC Bus; figure 30 illustrates the timing considerations for the interface.

RDC-19200 TO IBM PC/XT/AT THEORY OF OPERATION

1. The port address where the RDC-19200 is located is hard wired with jumpers into the 74LS688 address decoder. This address is HEX 300 through 303 and is reserved for prototype cards.
2. Address line A1 selects the upper or lower 8 bits of the RDC-19200 to be placed on the Bus. When A1 is high, bits 1-8 are selected.
3. Address line A0 sets and resets the RDC-19200 INHIBIT line. When A0 is low, the INHIBIT command (INH) is invoked.
4. To read the output of the RDC-19200, perform the following:
 - a. Send address HEX 302 to INHIBIT the RDC-19200 (hold data stable) and place bits 1-8 on the Bus. Read and store data on D0 to D7.
 - b. Send address 300 HEX to keep the RDC-19200 in the INHIBIT mode and place bits 9-14 on the Bus. Read and store data on D0 to D7.
 - c. Read address 301 HEX or 303 HEX to release the RDC-19200 from the INHIBIT mode and prepare for the next measurement. No valid data will be on the bus during this command.
5. Since the output data is not valid until 0.5μs after the INHIBIT command is invoked, the IO READY line is held low for this period of time. When IO READY returns to the high level, the data on the bus reads on the next negative clock edge.




FIGURE 30. PC APPLICATION—IO READ CYCLE TIMING




FIGURE 31. RDC-19200 TO PC CONNECTION DIAGRAM

TABLE 8. RDC-19200 PIN FUNCTIONS																		
PIN NO.	TITLE	I/O	FUNCTION															
1	S1(R) - V(X)	I	(R) = 11 BV Resolver input, (X) = 2V Direct input															
2	S2(R) - C(X)	I	(R) = 11 BV Resolver input, (X) = 2V Direct input															
3	S3(R) - S(X)	I	(R) = 11 BV Resolver input, (X) = 2V Direct input															
4	S4(R) -	I	(R) = 11 BV Resolver input															
5	BW	I	Bandwidth Logic 1 for high BW (530 Hz), logic 0 for low BW (130 Hz)															
6	S	I	Control Transformer Set Logic 1 for normal tracking, logic 0 for CT operation. Used when AC error (e) is needed to drive external control loop by the difference angle of the resolver input and the digital input, and for presetting the converter to a specific angle to reduce the step response time															
7	A	I	Resolution Control. Changes resolution during converter operation to 10, 12, 14, or 16 bit, depending on logic level															
8	B	I	Resolution Control. Changes resolution during converter operation to 10, 12, 14, or 16 bit, depending on logic level															
			<table border="1"> <thead> <tr> <th>B</th> <th>A</th> <th>Resolution</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>10 BIT</td> </tr> <tr> <td>0</td> <td>1</td> <td>12 BIT</td> </tr> <tr> <td>1</td> <td>0</td> <td>14 BIT</td> </tr> <tr> <td>1</td> <td>1</td> <td>16 BIT</td> </tr> </tbody> </table>	B	A	Resolution	0	0	10 BIT	0	1	12 BIT	1	0	14 BIT	1	1	16 BIT
B	A	Resolution																
0	0	10 BIT																
0	1	12 BIT																
1	0	14 BIT																
1	1	16 BIT																
9	INH	I	Inhibit. Logic 0 prevents digital output bits from changing															
10	EM	I	Enable MSBs. Logic 0 enables digital output bits 1-8. Logic 1 disables these bits															
11	EL	I	Enable LSBs. Logic 0 enables digital output bits 9-16. Logic 1 disables these bits															
12	1	O	Digital Output Bit 1 (MSB all modes)															
13	2	O	Digital Output Bit 2															
14	3	O	Digital Output Bit 3															
15	4	O	Digital Output Bit 4															
16	5	O	Digital Output Bit 5															
17	6	O	Digital Output Bit 6															
18	7	O	Digital Output Bit 7															
19	8	O	Digital Output Bit 8															
20	9	O	Digital Output Bit 9															
21	10	O	Digital Output Bit 10 (LSB-10 BIT MODE)															
22	11	O	Digital Output Bit 11															
23	12	O	Digital Output Bit 12 (LSB-12 BIT MODE)															
24	13	O	Digital Output Bit 13															
25	14	O	Digital Output Bit 14 (LSB-14 BIT MODE)															
26	15	O	Digital Output Bit 15															
27	16	O	Digital Output Bit 16 (LSB-16 BIT MODE)															
28	LOS	O	Loss of signal. Used for system safety. The LOS output changes from logic 0 to 1 if both resolver inputs are disconnected															
29	BIT	O	Built-In-Test. Monitors level of error (D) and will change to logic 0 if it exceeds 65 bits, approx. A-to logic 0 for an over-velocity condition															
30	CB	O	Converter Busy. Indicates digital output update															
31	U	O	Direction. Logic 1 to count up, logic 0 to count down															
32	MAGN CHRY	O	Magn. Chry. Limit for turns counting. Formerly high, goes low for all 1's when counting up or all 0's when counting down															
33	+5V	I	Supply Voltage															
34	+15V	I	Supply Voltage															
35	GND	-	Ground															
36	-15V	I	Supply Voltage															
37	VEL PROG	I	Velocity Programming. Increases output scale factor with external resistor (R) from VEL PROG, pin 37 to ground															
38	VEL	O	Velocity. DC voltage proportional to angular velocity															
39	e	O	AC Error. Used in CT mode, e is proportional to the difference between the resolver input angle θ and the digital output angle ϕ ($\theta - \phi$)															
40	REF	I	AC Reference Input. Used to drive internal demodulator															




FIGURE 32. RESOLVER CONNECTION - 11.8V




FIGURE 33. RESOLVER CONNECTION - 2V

SOURCES OF SOCKETS FOR THE RDC-19200

The following companies are sources of sockets for use with the RDC-19200 Series. Consult them for more information.

Anes Electronics, Inc.
P.O. Box 30
Frenchtown, NJ 08825
Tel: 1-201-996-6841

Single In-Line Socket
Strip-Line Socket
Part No. 20-05511-11

Circuit Assembly Corp.
3169 Red Hill Avenue
Costa Mesa, CA 92626
Tel: 714-540-5490

Part No. CA-20-STL-XX XX-X

ORDERING INFORMATION

RDC-19200-30 X

Accuracy

- 0 = 10 min + 1 LSB⁽¹⁾
(16 LSBs Differential Linearity,
RDC-19200 and RDC-19202 only)
- 1 = 8 min + 1 LSB
(12 LSBs Differential Linearity)
- 2 = 4 min + 1 LSB
(8 LSBs Differential Linearity)
- 3 = 3 min + 1 LSB
(4 LSBs Differential Linearity)
- 4 = 2 min + 1 LSB
(4 LSBs Differential Linearity)

Configuration:

- 0 = 11.8V, 2% Linearity
- 1 = 11.8V, 0.7% Linearity
- 2 = 2V, 2% Linearity
- 3 = 2V, 0.7% Linearity

Notes:
(1) Vel and $\dot{\theta}$ not characterized on models RDC-19200-300 and RDC-19202-300.
(2) Differential Linearity is x LSB in the 16th bit.

Dimensions are inches (mm)




FIGURE 34. RDC-19200 MECHANICAL OUTLINE

CONNECTING THE RDC-19200

The RDC-19200 can be attached to a PC board using hand solder or wave soldering techniques. Limit exposure to 300°C (572°F) max. for 10 seconds maximum.


Do not use vapor phase soldering as this product contains SN60 or SN62 solder which melts at 180°C (356°F). Since the RDC-19200 Series converters contain a CMOS device, standard CMOS handling procedures should be followed.

NATEL TSL 1X36

TWO Speed Synchro Data Processor 3-State 20-bit Data Output

Features

- Small size
(1.3 x 2.6 x 0.35 inch)
- High resolution
(20 bits)
- High accuracy
(21 bits or $\pm 1/4$ LSB)
- 3-state output
(8 and 16-bit data-bus compatible)
- 36:1, 36:2, 18:1, 9:1 Ratios
(With same module)
- No ambiguous output readings
- Fast parallel operation (250 ns)
- Automatic correction of misalignment
between synchros
(up to $\pm 90^\circ$ of fine synchro)
- Priced at \$235/USA price
(TSL 1X36-1S)



ACTUAL SIZE

Applications

Ordnance control
Radar tracking
Navigation
High accuracy industrial control systems

Two-speed System

A two-speed synchro (or resolver) system consists of two synchros geared electrically or mechanically to a single shaft. One synchro provides coarse positioning of the angle and the second synchro, through gearings, provides fine positioning of the angle and improves the resolution and accuracy of the system by a multiple equal to the gear ratio (less gearing errors).

In order to convert the shaft angle information into a single unambiguous digital word, the two-speed processor TSL 1X36, together with two synchro (or resolver)-to-digital converters is used. A coarse converter of very low accuracy and a fine converter of moderate accuracy together with the TSL 1X36 logic combiner provide a very high accuracy 2-speed conversion system. The TSL 1X36 processor can accept data from any type of synchro converter that provides parallel binary outputs. This includes all tracking, sampling types or multiplexed . . . hybrid or discrete converters (for information on synchro converters request the Natel Synchro Conversion catalog).

Correction for Misalignment Error

In a 2-speed synchro system it is almost impossible to mechanically align the two synchros exactly. In addition there is a backlash error in the mechanical gearing of two synchros. These errors, called misalignment errors, are automatically corrected in the two-speed processor. The TSL 1X36 corrects misalignments of up to $\pm 90^\circ$ of fine synchro shaft angle ($\pm 2.5^\circ$ of coarse shaft angle for 36:1 system) by using the fine synchro converter input as the reference and continuously adjusting the data of the coarse converter as required.

Model TSL 1X36 accepts 2 binary word inputs from two synchro (or resolver)-to-digital converters in a mechanically or electrically geared coarse/line system and provides a single unambiguous 20-bit binary output representing the coarse shaft angle. A new feature provided in the TSL 1X36 is its 3-state output, available in three bytes, which allows it to be compatible with an 8-bit data-bus. With a resolution of 20 bits, the TSL 1X36 processor provides an accuracy of $\pm 1/4$ LSB . . . a factor of 4 improvement over existing units such as Natel's TSL1036.

In addition to high accuracy and 3-state output, the processor is less than half the size of existing designs. In spite of its size, the processor is not a hybrid, rather it employs a different design approach that allows it to cut size without increasing cost.

Although the unit described in this data sheet provides for ratios of 36:1 and its binary multiples, processors for speed ratios of 2:1 thru 72:1 are available on special order.

The inputs to the TSL 1X36 are up to 14 bits from the line converter and 7 bits from the coarse converter. The two-speed processor may be used with any synchro (or resolver)-to-digital converters that produce a parallel binary output.

When used with Natel Hybrid converters of the 1000 series, a complete 2-speed converter occupies less space than the original processor . . . (3.1 x 2.6 x .42"), while providing a 20-bit, 3-state output.

Theory of Operation

The operation of Model TSL 1X36 is illustrated in the block diagram of figure 1. The 7-bits of coarse digital word are multiplied by 36 to obtain coarse data rescaled to a binary multiple of the line speed digital word. The 3 MSBs of line speed data are compared with the corresponding bits of rescaled coarse data. If the two do not match the coarse data is modified to align it with the information contained in the fine data. The corrected coarse data together with 14-bits of line data represent true angle free of any ambiguity or misalignment error. This data is divided by 36 to obtain the 20-bit digital word whose MSB is 180° and represents angular position of the coarse shaft of the two-speed system. This data is then supplied to three, independently controlled, 3-state buffers organized as a high byte of 4 MSBs, a middle byte of the next 8 bits and a low byte of 8 LSBs. Simultaneous parallel output of all 3 bytes is obtained by applying logic "0" (Ground) to the three enable control lines, HBE, MBE and LBE.




FIGURE 1 Block Diagram TSL 1X36

Specifications

PARAMETER	VALUE
Inputs	
Speed ratio	36:1 (2:1 to 72:1)
Line speed input	140 to 1.4 MHz parallel binary angle
Coarse speed input	140 to 1.4 MHz parallel binary angle
Load driver	DTL TTL compatible (open collector)
Logic	DTL TTL
Outputs	
Resolution	180 to 720 bits parallel Binary Angle
Accuracy	$\pm 1/4$ LSB
Logic levels	DTL TTL compatible (positive logic)
Drive capability	5 TTL loads
Three State Outputs	
Low state (OFF) state current (typ)	-100 μ A max (typ) 0.5 V
High state (ON) state current (typ)	120 μ A max (typ) 2.4 V
Output short circuit current (typ)	50 mA typical
Enable (3-state) state (OFF) (DTL, TTL) loads	DTL TTL compatible
Logic	DTL TTL
Maximum mechanical misalignment between coarse and fine synchros	$\pm 90^\circ$ of fine speed input 18 $\pm 2.5^\circ$ of coarse shaft for 36:1 system
Conversion Time	750 ns typical; 370 ns max
Power Supply	
Voltage	5 V $\pm 10\%$
Current	300 mA typical; 600 mA max
Physical Characteristics	
Size	2.825 x 1.325 x 0.35 inch (71.67 x 33.7 x 8.9 mm)
Weight	2.00 (56 gram) max

Absolute Maximum Ratings

Supply voltage -0.5 V-dc to 7.0 V-dc
Input voltage -1.0 V-dc to 5.5 V-dc
Input current -10 mA to 5 mA
Output current -50 mA to 50 mA
Storage temperature -55°C to +135°C

Pin Designations



FIGURE 2 TSL 1X36 Pin Assignments

- C1-C7 Coarse Angle Binary Input
C1 is MSB, C7 is LSB
- F1-F14 Fine Angle Binary Input
F1 is MSB, F14 is LSB
- GI/D Power supply ground
digital ground
- 5 V Power supply voltage +5 V-dc
- 1-20 Combined Angle Binary Output
1*MSB, 20*LSB
- HBE High Byte Enable ---
Output bits 1 through 4 are enabled (low impedance of 3-state output) when HBE is set to a logic "low." When HBE is set to a logic "high," the output bits 1 through 4 are disabled (high impedance state of 3-state output)
- MBE Middle Byte Enable ---
A logic low on MBE enables output bits 5 through 12
- LBE Low Byte Enable ---
A logic low on LBE enables output bits 13 through 20

Note: For simultaneous 20-bit parallel output HBE, MBE, and LBE should be connected to ground.




FIGURE 3 Conversion for Different Speed Ratios

Input/Output Interface

Figure 3 shows input connections for different speed ratios. Note that for a speed ratio of 18:1 coarse input C1 is grounded and output MSB (180°) is the output labeled 2. For a speed ratio of 36:2, although input and output connections are same as that for 18:1, the MSB output (2) represents 90°. For a speed ratio of 9:1 inputs C1 and C2 are connected to ground and output bit 3 is the MSB (180°). For line speed digital input of less than 14-bits unused LSB inputs must be connected to ground.

Depending upon the type of converters used -- sampling or tracking -- there are different methods of transferring data. The input data must be stable for the duration of conversion by the TSL 1X36.

The recommended method for data transfer from tracking converters is to combine converter busy outputs of both line and coarse synchro converters with an OR gate to monitor when neither converter is updating. Apply an inhibit pulse to both converters simultaneously and when the data output from both converters is stable (as indicated by the combined busy output) transfer output data. The conversion time for the TSL 1X36 is 320 ns maximum.

Data transfer from sampling converters is accomplished by combining the DATA READY outputs of both line and coarse synchro converters with an AND gate. When data is ready for both converters the input data may be transferred. If, instead of DATA READY, a CB (converter busy) signal is available, then an OR gate would be required to determine if the data is stable. For multiplexed systems storage registers would be required for line and coarse data. Contact one of our applications engineers if you need assistance for your design.

OUTPUT DATA TRANSFER on an 8-bit data-bus is shown in figure 4. The timing diagram for data transfer is shown in figure 6. Access time and recovery time for enable controls is shown in the timing diagram of figure 5. The output data is available 320 ns after the input data is applied. When a logic low is applied to the enable controls, the corresponding data-bits are loaded on the 8-bit data bus. Enable control LBE transfers 8 LSBs, MBE transfers 8 middle data bits and HBE transfers 4 MSBs on the data bus.

Note that user should avoid having more than one register enabled on the bus at one time since the enabled outputs will deliver short circuit current into other enabled outputs wired together. While physical damage to the converter is unlikely, long-range effects of short circuit currents are unpredictable.




FIGURE 4 Output Connections for 8 Bit Data Bus




FIGURE 5 Enable Access Time and Recovery Time





FIGURE 6 Data Transfer Timing Diagram



Ordering Information

TSL 1X36---T M

Temperature Range
1=0°C to 70°C
3=-55°C to +105°C

Mil - specification
S=standard
B=MIL-STD-883B
C=MIL-STD-883C

Other products available from NATEL

- Hybrid (36-pin DDIP size) Synchro (Resolver)-to-Digital converters with 10 to 16-bit resolutions (1000 series)
- Hybrid (36-pin DDIP size) Digital-to-Synchro (Resolver) converter with 14 and 16-bit resolutions (2000 series)
- Two-speed Synchro (Resolver)-to-Digital converters with 14 and 20-bit resolutions in a single package. (Models 2SD402 and 2SD412)
- Multiplexed Synchro (Resolver)-to-Digital converters.
- Solid State control transformers (SSCT) and differential transmitters (SCDX).
- Angle position indicators and synchro instrumentation for one-speed and multi-speed applications
- High Power synchro/resolver drivers
- Code-converters.

For speed ratios other than 36:1, contact factory for part number.

A wide range of applications assistance is available from Natel. Application Notes can be requested when available... and Natel's applications engineers are at your disposal for specific problems.



Natel Engineering Co., Inc.
8954 Mason Ave.
Canoga Park, CA 91306 (USA)

Natel Hybrid Division
21602 Marilla Ave.
Chatsworth, CA 91311 (USA)

Phone: (213) 882-9620 • TWX: 910-494-1959

Specifications subject to change without notice.
Printed in USA Copyright © 1981 NATEL Engineering Co., Inc.

M103 - 2/81


NATEL

HSD/HRD1014

Synchro (Resolver)-to-Digital Converter Microprocessor Compatible 14-bit Hybrid

Features

- 3-state latched output
(inhibit does not interrupt tracking)
- 8- and 16-bit microprocessor compatible
- 2.6 arc-minute accuracy
- Very high tracking rate
(3600 degrees per second)
- High common-mode rejection
(true differential inputs)
- High input impedance
- Programmable Gain Control
- TTL and CMOS compatible
- Analog velocity and error voltages outputs
- Single 36-pin hybrid DDIP package
- Hi-rel MIL-STD-883B processing
- Priced at \$435/USA price
(HSD1014-149S)



ACTUAL SIZE

Applications

Avionics systems
Antenna monitoring
Servo systems
Coordinate conversion
Fire control systems
Axis rotation
Engine controllers
Industrial control systems
Simulation
Robotics
Machine tool control systems
Solar panel control systems

Description


The HSD1014 (HRD1014), a 14-bit Synchro (Resolver)-to-Digital Converter, packaged in a 36-pin DDIP hybrid, offers high accuracy, microprocessor compatibility and excellent dynamic performance. Requiring only a single +15 V-dc main power supply for its operation, the converter maintains both static and dynamic accuracy over a wide range of power supply variations. The digital output voltage levels can be controlled independently by a logic voltage input V_L . The logic supply voltage V_L can range from 4.5 V-dc to the main power supply voltage. At 5 V-dc logic supply the output is CMOS/TTL compatible and can drive one 54/74 gate load or four 54LS/74LS gate loads.

Using a high-accuracy differential signal conditioner for the resolver input and a resistive scott-tee for the synchro-input, the converter provides common mode rejection in excess of 70 dB. The input impedance remains constant and balanced independent of dc power to the converter. This feature prevents loading of the synchro and reference input lines when the converter is not powered. This technique also permits resistor programming for non-standard input voltages.

Transferring data from the 1014 is facilitated by the use of a transparent latch with 3-state outputs, configured as two independently enabled bytes. Not only does this allow data to be read without interrupting converter tracking, it also permits memory-mapped data interface and control with the most popular 8- and 16-bit microprocessors and single-board computers.

Three analog outputs: velocity, unfiltered dc error and filtered dc error near null are made available from the 1014. A gain-control pin (Ge) is provided to allow user to program the converter for non-standard input voltages without degrading the accuracy of the converter.

Although pin-compatible Synchro (Resolver)-to-Digital converters are available, NATEL's Model 1014 offers superior dynamic performance while maintaining its high accuracy. In addition, the Model 1014 uses established reliability (ER) components and is built in accordance with the requirements of MIL-STD-883B including 168 hours of active burn-in.



Theory of Operations

The operation of the Model HSD1014 is illustrated in the functional block diagram of figure 1. The HSD1014 is a high gain Type II tracking converter exhibiting zero error for a constant velocity input. The basic conversion process consists of continuously comparing the digital output angle (θ) and the Synchro (or Resolver) input angle (θ). An up-down counter, containing the feed-back angle, is changed (increased or decreased) until the feed-back angle equals the input angle. Once synchronized, the output angle tracks the input angle continuously and the data is always fresh and always available (except during transitions). The input signal conditioner accepts either a Synchro or Resolver input and converts it into low level signals $\sin \theta$ and $\cos \theta$. The feed-back loop consisting of an error processor, voltage-controlled oscillator and a 14-bit up-down counter produces a 14-bit digital angle (θ). The input and feed-back signals are combined in a solid state control transformer to obtain an error voltage, (e) according to the following trigonometric identity:

$$e = \sin(\theta - \theta) = \sin \theta \cos \theta - \cos \theta \sin \theta$$

When the error voltage goes to null, $\sin(\theta - \theta)$ is zero, which makes the angle θ equal to the angle θ . Thus, the digital output represents the input shaft angle. The error voltage (e) is an ac signal proportional to the instantaneous error between the input angle and the feed-back angle. This error voltage is synchronously demodulated with the buffered reference signal. The demodulated output is a dc signal proportional to the tracking error ($\theta - \theta$). The dc error is integrated to produce a voltage proportional to the converter's tracking velocity. The velocity signal (available at pin 23) is the control input to a voltage-controlled oscillator. The VCO output changes the up-down counter, which contains the feed back angle, θ . The up-down counter functions as the second integrator in the tracking loop. The output of the counter is then supplied to a holding register and dual 3-state buffers for output interface.

Output Interfaces

The output interface circuit consists of a 14-bit holding register (latches) and dual three-state buffers. This not only imparts a versatile interface capability (data multiplexing on 8- or 16-bit data bus) to the HSD1014, but also enables the \overline{INH} (inhibit) control to be used without opening the converter loop. This feature is important since synchro/resolver-to-digital converters typically disable the up-down counter during data transfer causing severe transients in the output data when the converter is re-enabled (inhibit removed) and the tracking loop is forced to re-synchronize.

When \overline{INH} is at logic "high" or open, each clock pulse from the VCO changes the up-down counter and output by 1 LSB. When \overline{INH} is at a logic low, the holding register is latched (within 3 μ sec maximum) and although the up-down counter is updated continuously, the output data is stable. A 2 μ sec pulse is generated at CB (pin 24) every time up-down counter changes by 1 LSB.

The outputs of the holding register are buffered with two three-state buffers with separate enable controls. When \overline{HBE} is at logic "low," the 6MSBs (B1 through B6) are enabled. When \overline{LBE} is at logic "low," the 8 LSBs (B7 through B14) are enabled. When \overline{HBE} and/or \overline{LBE} are at logic "high" the corresponding bits are in the high impedance state (disabled) and the data-bus sees an essentially open line.

Note that applying inhibit to the converter will latch the data in the 14-bit holding register (and will prevent it from being updated) . . . but will not interfere with the continuous operation of the conversion process.

Enable controls \overline{HBE} and \overline{LBE} operate only on three-state buffers and do not affect the converter loop.

Synchro/Resolver Connections and Phasing

The connections for synchro and resolver inputs are shown in figure 2. The input signal conditioner of the Model 1014 converter is designed to accept either synchro or resolver inputs. In addition it uses differential amplifiers and matched precision resistors to provide a high common-mode rejection ratio. This eliminates the need for external transformers for most applications. The input signal conditioner performs two functions. For both synchro and resolver format inputs it serves as a precision attenuator reducing the amplitude of high level ac input signals to levels which can be processed by the converter. For a synchro input, this network transforms three wire synchro information into resolver format ($\sin \theta$ and $\cos \theta$).




FIGURE 2 Synchro/Resolver Inputs

Input Protection

Both signal and reference inputs are true differential inputs and use precision thin-film resistors for signal attenuation. If input voltages exceed the absolute maximum ratings, the thin-film resistors may be destroyed. To prevent this from happening, it is recommended that transient voltage suppressors be installed on both signal and reference lines. Synchros and resolvers are highly inductive and can generate or couple transients many times greater than their normal

signal voltages and can easily exceed the absolute maximum ratings. This situation is particularly likely to occur in cases where the excitation or source voltage for the synchro (resolver) is switched on or off. Transients can also occur by other equipment being turned on or off. Figures 3 and 4 show recommended methods of connecting synchro and resolver inputs. Transient voltage suppressor given in the tables (or equivalent) must be used to assure input protection.




FIGURE 3 HSD1014 Input Protection




FIGURE 4 HRD1014 Input Protection

Resistor Programming for Non-standard Input Voltages

Non-standard input signal voltages are accommodated with the addition of an external resistor connected between Gain control, G_e (pin 31), and Bias Voltage, V (pin 34). The circuit configuration for resistor programming is shown in figure 5. The formula for determining the value of external resistor R_1 and the converter model to be used are shown in the table. The resistor R_1 increases the gain of Voltage Control Oscillator (VCO), thereby compensating for lower input voltages. For input voltages greater than 90 V-rms line-to-line, the method described in Natel HSRD1006 data sheet can be used. Contact factory if you require assistance.




FIGURE 5 Resistor Programming for Non-standard Inputs

Asynchronous Data Transfer

Asynchronous data transfer from the 1014 Converter is shown in figure 6. Control functions \overline{HBE} and \overline{LBE} have internal pulldown circuitry, permitting these pins to be left open. The data is continuously available at the output pins, but it may be changing at any specific time. In order not to transfer data during transition times, the inhibit function should be used. There are two methods available for transferring data. One method is to monitor the CB output and transfer data at the trailing edge of the CB pulse. The preferred method is on command signal. Set the \overline{INH} input to logic low for not less than 3 μ sec. The 14-bits of output data may then be transferred.




FIGURE 6 Digital Connections and Timing for Asynchronous Data Transfer

Note that within 4 μ sec after the inhibit is removed, updated accurate data is available for the next cycle of data transfer. This is made possible as the \overline{INH} does not interrupt the conversion process.

Two-Byte Data Transfer, One 8-Bit Data Bus

The circuit configuration for transferring the 14-bit output of the Model 1014 to an 8-bit data-bus is shown in figure 7. Note that \overline{INH} signal, a logic low, is applied for the entire data transfer cycle to prevent updating of internal holding register (latches). After \overline{INH} is applied, wait for 3 μ sec before transferring any data. When \overline{HBE} is at logic 0, the 6 MSBs are transferred to the data-bus. When \overline{LBE} is at logic 0, the 8 LSBs are transferred to data-bus. Note that for the data transfer, \overline{HBE} and \overline{LBE} can be applied in any order.




FIGURE 7 Digital Connections and Timing for Two-Byte Data Transfer

Single-Byte Data Transfer

The circuit configuration for transferring the output of the Model 1014 to a 16-bit data-bus is shown in figure 8. Apply logic low to \overline{INH} input. Wait for 3 μ sec and then apply a logic low to enable inputs (\overline{HBE} and \overline{LBE}).

Note that within 4 μ sec after the inhibit is removed, updated accurate data is available for the next cycle of data transfer. This is made possible as the \overline{INH} does not interrupt the conversion process. Only the holding register (latches) are prevented from updating during the time \overline{INH} is at logic low.




FIGURE 8 Digital Connections and Timing for Single-Byte Data Transfer

Dynamic Performance

The 1014 design incorporates the proven Type II tracking design (KV+*) and has been configured to provide superior dynamic performance independent of power supply voltage over the range of 11 V-dc to 17 V-dc.

The converter will track the input angles up to specified tracking rates (see specifications, pages 6 and 7) with no lag error. The acceleration constant (K_A) for the converter is 48 000°/sec². Both small and large signal response for the Model 1014 are shown in figure 11.

The **Large Signal** transient response is dependent solely on the maximum velocity (ω_{max}) and the maximum acceleration (α_{max}) of which the converter is capable. The large signal parameters are defined in figure 9. The synchronizing time (t_{SYNC}) for large signals can be partitioned into three distinct intervals: Acceleration time (t_{ACC}), Slew time (t_{SLEW}) and Overshoot time (t_{OS}).

Acceleration time is the time interval from application of the step-input to the point at which the converter reaches its maximum velocity.

Slew time is the time interval from the point at which maximum velocity is obtained to the point at which the output angle is first equal to the input angle.

Overshoot time is the time interval from the point at which the converter output angle first equals the input angle (and applies constant acceleration in the opposite direction) to the point at which the output angle again reaches the input angle.

At the end of overshoot time, the small signal response becomes dominant and the converter will settle to the final value according to its small signal transient response function.

The **Small Signal** settling time (t_s) is specified for step inputs of less than 1.4 degrees. For small signal steps, the settling time is a function of the transient response of the converter. The transfer functions for both 60 Hz and 400 Hz models are shown in figure 10.





FIGURE 9 Large Signal (-1.4°) Response Parameters



$$G_{60} = \frac{59 \left(1 + \frac{s}{25} \right)}{5 \left(1 + \frac{s}{250} \right)}$$

$$G_{400} = \frac{220 \left(1 + \frac{s}{25} \right)}{5 \left(1 + \frac{s}{250} \right)}$$

FIGURE 10 Transfer Functions for 1014

Small Signal Input Step = 0.7 Degrees

Large Signal Input Step = 179 Degrees







FIGURE 11 Dynamic Characteristics

Specifications

PARAMETER	VALUE	REMARKS
Digital Output Resolution	14-bits (1/32 arc/minute)	
Accuracy	±5.2 arc/minutes (option S) ±2.6 arc/minutes (option H)	Accuracy applies over operating temperature range and includes hysteresis.
Reference Input		
Voltage	4 to 100 V rms	
Frequency	50 to 1000 Hz 47 to 1000 Hz	400 Hz Models 60 Hz Models
Input Impedance	200 kΩ Single Ended 450 kΩ Differential	
Common Mode Range	±250 V peak maximum	20 plus recurrent ac peaks
Synchro Resolver Inputs		
Input Voltages (Line to Line)	11.8 V rms 25 V rms 93 V rms	Accuracy of the converter is maintained with ±10% variation in signal voltages.
Input Impedance	Differential: 60 kΩ 150 kΩ 100 kΩ Line to GND: 30 kΩ 75 kΩ 270 kΩ	11.8 V rms L.L. models 25 V rms L.L. models 93 V rms L.L. models
Impedance Unbalance	0.1% maximum	For all models
Common Mode Range	±30 V peak ±60 V peak ±180 V peak	11.8 V rms models 25 V rms models 93 V rms models
Common Mode Rejection Ratio	20 dB minimum	dc to 1000 Hz
Harmonic Distortion	10% maximum	Without degradation in accuracy specification.
Digital Inputs		CMOS transient protected
Voltage Levels Logic 0 Logic 1	0.3 V dc to 0.8 V dc 2.4 V dc	For $V_L = 5$ V dc
Logic 0 Logic 1	0.3 V dc to 0.3 V_L 0.7 V_L to V_L	For $V_L = 15$ V dc
Input Currents I_{IN}	±15 μA typical active pull-up to power supply (V_L)	When polarized, may be left unconnected.
HIE, LBE	±15 μA typical active pull-down to ground (GND)	When not used may be left unconnected.
Digital Input Controls		
INX	Logic 1 Logic 0	Digital output follows analog input signals. Output data latched in holding register. (Does not interrupt converter tracking-loop.)
HIE	Logic 0 Logic 1	6 MSBs are enabled 6 MSBs are in high impedance state of 3-state output
LBE	Logic 0 Logic 1	8 LSBs are enabled 8 LSBs are in high impedance state of 3-state output
Digital Outputs		
Logic Type	TTL/CMOS compatible	Depends on logic supply voltage (V_L)
Drive Capability Data Bits (B1-B14) CB	1 Standard TTL 1 Standard TTL	For 5 V dc logic supply voltage (V_L)
Data Bits (B1-B14)	Natural Binary Angle	Positive Logic
CB	Logic 0 Logic 1 (2 μsec pulse for every LSB change)	Output angle not changing Output angle changing (Leading edge initiates output change)

PARAMETER	VALUE	REMARKS
Analog Outputs		
Typical values unless otherwise specified		
V _L (Logic Voltage)	+15 V (0.1% 2)	+7.5 V-dc for +15 V-dc main power supply
-D (Unfiltered Error)	+15 mV-dc per 1 LSB	V _L voltage referenced to V
-E (Filtered Error)	+1 V-dc per 1 LSB	V _L voltage referenced to V
θ (Velocity Output)	0.48 V-dc per rps 1.85 V-dc per rps	400 Hz models 60 Hz models
BS (Buffered Sin θ) -BC (Buffered -Cos θ)	1 V-rms maximum Angular accuracy 1 arc minute	dc voltage referenced to V (θ input shaft angle)
Drive Capability	1 mA maximum	All analog outputs
Analog Gain Control (Gc)		Gain programming pin
Gain Control Range	4 to 1	Without degradation of accuracy specification
Dynamic Characteristics		
Typical values unless otherwise specified		
Maximum Tracking Rate	+10 rps (2600° per sec) minimum +2 rps (520° per sec) minimum	400 Hz models 60 Hz models
Maximum Acceleration	200 000°/sec 15 000°/sec	400 Hz models 60 Hz models
Acceleration for 1 LSB error	1 000°/sec 65°/sec	400 Hz models 60 Hz models
Settling Time to 1 LSB (for 179° step change)	150 msec 500 msec	400 Hz models 60 Hz models
Settling Time to 1 LSB (small signal step ≤ 1.4°)	20 msec 100 msec	400 Hz models 60 Hz models
Power Supplies		
Main Power Supply (+15 V)		
Voltage	11 V-dc to 17 V-dc	Without degradation in accuracy specification
Current	20 mA typical 30 mA maximum	For +15 V-dc power supply
Logic Voltage (V _L)		
Voltage	4.5 V-dc to main power supply 4 V-dc to 10% for TTL compatible output	
Current	1 mA maximum 3 mA maximum	For 5 V-dc logic supply For 15 V-dc logic supply
Physical Characteristics		
Type	36 PIN Double DIP	
Size	0.78 x 1.9 x 0.21 inch (20 x 48 x 5.3 mm)	3 standoff are added to the package to insulate it from printed circuit board traces (standoffs included in 0.21 inch height dimension)
Weight	0.6 oz (17 g) max	

Model 1014 converter uses thin-film resistors (as compared to screened thick-film resistors), thereby allowing flexibility of design changes. Non-standard voltages, frequency, dynamic requirements, etc. can be accommodated with minor modifications, often, without any additional costs.

If your application requires non-standard input or output characteristics, contact a Natel Applications Engineer or sales department.

Pin Designations

+15 V	Main Power Supply - 11 V-dc to 17 V-dc
V _L	Logic Voltage - 5 V-dc (For TTL compatible output) 4.5 V-dc to +15 V supply (For CMOS compatible output)
GND	Power Supply Ground Digital Ground
B1 - B14	Parallel Output Data Bits - B1 is MSB + 180 degrees B14 is LSB + 0.22 degree
S1, S2, S3, S4	Input Analog Signals - Leave S4 unconnected for synchro-input
BS, -BC	Buffered Sin θ and -Cos θ outputs
RH, RL	Reference Voltage Input
TP1, TP2	Test points - (For future expansion to 16-bits) (For factory use only)
Gc	External Gain Control (see text for details)
-D	Unfiltered dc null error - Output is referenced to bias voltage (V) (see text for details)
-E	Amplified, filtered dc null voltage - Output is referenced to bias voltage (V) (see text for details)
θ	Velocity Output - dc analog voltage proportional to rotational speed of the input shaft angle Output is referenced to bias voltage (V)
V	Bias Voltage - Internally regulated reference voltage serves as reference ground for all analog outputs.
INH	Inhibit Function - A logic "low" freezes the digital angular output. Internal loop keeps tracking the analog input. All other outputs keep following the input. For continuous operation this pin may be left unconnected. Internal active pull-up will apply V _L to the pin.

S1	1	36	BC
S2	2	35	BS
S3	3	34	V
S4	4	33	INH
B1	5	32	+15V
B2	6	31	Gc
B3	7	30	TP2
B4	8	29	GND
B5	9	28	V _L
B6	10	27	-D
B7	11	26	-E
B8	12	25	LBE
B9	13	24	CB
B10	14	23	θ
B11	15	22	-E
B12	16	21	TP1
B13	17	20	RL
B14	18	19	RH

FIGURE 12 HSD1014/HRD1014 Pin Assignment

CB	Converter Busy - A 2 μs pulse which occurs during updating of the holding register. Output data can be transferred at the trailing edge of the CB pulse. When converter output is not changing CB is at logic "low"
HBE	High Byte Enable - Data bits B1 through B6 are enabled (low- impedance state of 3-state output) when HBE is set to a logic "low". When HBE is set to a logic "high," the data bits B1 through B6 are disabled (high-impedance state of 3-state output).
LBE	Low Byte Enable - Data bits B7 through B14 are enabled when LBE is set to a logic "low". When LBE is set to a logic "high," the data bits B7 through B14 are disabled.
Note:	For continuous 14-bit parallel output HBE and LBE may be left open. Internal active pulldown to ground will apply logic "low" to these pins thus enabling all data bits B1 through B14.

Absolute Maximum Ratings


Signal Inputs	Twice Normal Voltage
Reference Input	200 V-rms
Main Power Supply (+15 V)	+18 V-dc
Logic Voltage (V _L)	+4.5 V-dc to +15 V supply
Digital Inputs	-0.3 V-dc to V _L
Storage Temperature	-65°C to +135°C

When installing on or removing the converter from printed circuit boards or sockets, it is recommended that the power supplies and input signals be turned off. Decoupling capacitors are recommended on the main power supply (+15 V) as well as logic voltage (V_L). A 1 μF tantalum capacitor in parallel with 0.01 μF ceramic capacitor should be mounted as close to the supply pins (32 and 28) as possible.

Dynamic Electrical Characteristics

$T_a = 25^\circ\text{C}$ $R_L = 200 \pm 2$ Input: $t_r = 20 \text{ ns}$ $V_L = 5 \text{ V-dc}$ $C_L = 50 \text{ pF}$

CHARACTERISTIC	LIMITS			UNITS
	MIN	TYP	MAX	
SHUNT PULSE WIDTH (PW)	3	—	—	ns
BUS PULSE WIDTH (PW)	1	2	4	ns
ENABLE PULSE WIDTH (PW)	—	—	—	ns
SETUP TIME (T _{SETUP})	425	—	—	ns
HIGH Z TO LOGIC 1 (T _{HZL})	—	150	275	ns
HIGH Z TO LOGIC 0 (T _{HZ0})	—	200	300	ns
LOGIC 1 TO HIGH Z (T _{LHZ})	—	150	275	ns
LOGIC 0 TO HIGH Z (T _{LHZ})	—	200	300	ns
TRANSITION TIMES				
LOW TO HIGH (T _{LH})	—	250	375	ns
HIGH TO LOW (T _{HL})	—	50	75	ns
INPUT CAPACITANCE (C _{IN}) (ANY INPUT)	—	5	7.5	pF



Analog Outputs

The outputs of the signal conditioner, a resistive voltage divider for synchro input and differential attenuator for resolver input, are the sine and cosine of the input shaft angle θ . In the converter the sine and cosine outputs of signal conditioner are processed to obtain digital output. These outputs are also brought out on pin 35 (BS) and pin 36 (-BC) as buffered sine and cosine outputs. Nominal voltage for sine maximum and cosine maximum is 1 V-rms referred to bias voltage V (pin 34) and the internal analog ground. The ratio accuracy of sine and cosine outputs is better than 1 arc-minute.

Other analog outputs available from the 1014 converters are:

- D: unfiltered dc error (pin 27)
 - E: filtered dc error (pin 22)
 - $\dot{\theta}$: velocity output (pin 23)
- and are referenced to bias voltage (V)

The bias voltage V_L is equal to $\frac{1}{2} (+15 \text{ V} - 0.7)$. For main power supply voltage of +15 V-dc, the bias voltage is 7.15 V-dc.

- D is an unfiltered dc voltage proportional to error voltage $\sin(\theta - \phi)$, where θ is input angle and ϕ is the digital output angle. -16 mV-dc error voltage corresponds to an error of +1 LSB (0.022 degree).
- E is filtered dc voltage proportional to $(\theta - \phi)$. A -1 V-dc voltage corresponds to an error of +1 LSB (0.022 degree).

$\dot{\theta}$ is a dc voltage proportional to the velocity of the input shaft angle (and output digital angle). The voltage goes positive for increasing digital angle and goes negative for decreasing digital angle. A +1 V-dc signal corresponds to +2 rps for 400 Hz models and +0.54 rps for 60 Hz models.

Scaling of all analog outputs is independent of main-power supply voltage between 11 V-dc and 17 V-dc. Also all analog outputs are operational amplifier outputs and have a drive capability of 1 mA.

The analog outputs -D, -E and $\dot{\theta}$ are by-products of the technique used in mechanizing the conversion process and are made available. They are not closely controlled or characterized functions.

If a bipolar signal is required for any analog output a difference circuit, as shown in figure 14, may be used. The output can be scaled to a desired value by selecting the gain of the circuit. Also if reverse polarity output is desirable, the bias and signal connections to the difference amplifier should be reversed.




FIGURE 14 Difference Circuit for Bipolar Analog Outputs

Other Synchro Converters for products available from NATEL

- Two-speed logic combiner with 20-bit, 3-state output, in a 1.3 x 2.6 x .35 inch size (TSL1x36)
- 14 and 16-bit Digital to Synchro/Resolver converters, with internal power amplifiers (5012, 5112, 5116)
- High power Synchro/Resolver Drivers
- 10 to 20-bit single-speed Synchro-to-Digital converters
- Hybrid synchro converters - see page 12
- Low profile Digital-to-Synchro/Resolver converters
- Two-speed Synchro (Resolver)-to-Digital converters with 16 and 20-bit resolutions in a single package. (Models 2SD402 and 2SD412).
- Solid State control transformers (SSCT) and differential transmitters (SCDX).
- Angle position indicators and synchro instrumentation for one-speed and multi-speed applications.

Burn-in Circuit

As a standard practice all Natel hybrid synchro converters go through a power burn-in for 168 hours at maximum operating temperature. Although customer specifications in some cases, may not require it, we at Natel have found active power burn-in well worth the expense. Added initial costs save field failures and much higher system failure costs.

A burn-in circuit for Synchro (Resolver)-to-Digital Converter Model 1014 is shown in figure 15. An ac source provides the excitation voltage for the synchro (resolver) as well as a reference voltage for the 1014 converter. The frequency and voltage of the ac source are determined by the options of the unit under burn-in. A synchro (resolver) or a synchro (resolver) simulator (e.g., a digital-to-synchro (resolver) converter may be used for signal input. To exercise a random digital pattern the synchro or synchro simulator may be rotated to apply a changing input shaft angle. Input S4 is left unconnected for synchro input models. The main power supply is set at +15 V-dc and the logic supply may be set at 5 V-dc or 15 V-dc. TP1, TP2 and G_o are left




FIGURE 15 Burn-in Circuit

unconnected. Control functions INIT, LBE and HBE are randomly connected to GND or V_L . Analog outputs are connected to a 1 mA

load. Data bits B1 - B14 and CB output are connected to 1 TTL load or left unconnected, depending on V_L .

Testing Synchro (Resolver)-to-Digital Converters

All Model 1014 converters are guaranteed to meet the specifications described in the data sheet. All converters are 100% tested for their specifications (except for design parameters) at the factory. A copy of the data sheet with a record of the accuracy test is supplied with each unit.

Figure 16 shows a convenient test set-up for checking the static accuracy of the converter at incoming inspection. The synchro (resolver) input is set to "test angles." The output is monitored on a 6-digit numerical readout and compared with the standard angles for their accuracy.

Equipment described in figure 16 or equivalent may be used for testing. Synchro (Resolver) standard or simulator used must have an accuracy of at least 5 times (preferably 10 times) better than the unit under test. If the required equipment is not available arrangements may be made with Natel for source inspection at our facilities.




FIGURE 16 Static Accuracy Test Configuration




High-Speed 12-Bit Monolithic D/A Converters

AD565A*/AD566A*


FEATURES

- Single Chip Construction
- Very High-Speed Settling to 1/2LSB
 - AD565A: 250ns max
 - AD566A: 350ns max
- Full-Scale Switching Time: 30ns
- Guaranteed for Operation with ±12V Supplies: AD565A with -12V Supply; AD566A
- Linearity Guaranteed Over Temperature: 1/2LSB max (K, T Grades)
- Monotonicity Guaranteed Over Temperature
- Low Power: AD566A = 180mW max; AD565A = 225mW max
- Use with On-Board High-Stability Reference (AD565A) or with External Reference (AD566A)
- Low Cost

AD565A FUNCTIONAL BLOCK DIAGRAM



AD566A FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD565A and AD566A are fast 12-bit digital-to-analog converters which incorporate the latest advances in analog circuit design to achieve high speeds at low cost.

The AD565A and AD566A use 12-precision, high-speed bipolar current-steering switches, control amplifier and a laser-trimmed thin-film resistor network to produce a very fast, high accuracy analog output current. The AD565A also includes a buried zener reference that features low-noise, long-term stability and temperature drift characteristics comparable to the best discrete reference diodes.

The combination of performance and flexibility in the AD565A and AD566A has resulted from major innovations in circuit design, an important new high-speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565A and AD566A have a 10-90% full-scale transition time less than 35ns and settle to within ±1/2LSB in 250ns max (350ns for AD566A). Both are laser-trimmed at the wafer level to ±1/8LSB typical linearity and are specified to ±1/4LSB max error (K and T grades) at +25°C. High speed and accuracy make the AD565A and AD566A the ideal choice for high-speed display drivers as well as fast analog-to-digital converters.

The laser trimming process which provides the excellent linearity is also used to trim both the absolute value and the temperature coefficient of the reference of the AD565A resulting in a typical full-scale gain TC of 10 ppm/°C. When tighter TC performance is required or when a system reference is available, the AD566A may be used with an external reference.

* Covered by Patent Nos.: 3,803,590; RE 28,633; 4,213,806; 4,136,349; 4,020,486; 3,747,088.

AD565A and AD566A are available in four performance grades. The J and K are specified for use over the 0 to +70°C temperature range while the S and T grades are specified for the -55°C to +125°C range. All are packaged in a 24-pin, hermetically sealed, ceramic, dual-in-line package.

PRODUCT HIGHLIGHTS

- The wide output compliance range* of the AD565A and AD566A are ideally suited for fast, low noise, accurate voltage output configurations without an output amplifier.
- The devices incorporate a newly developed, fully differential, nonsaturating precision current switching cell structure which combines the dc accuracy and stability first developed in the AD562/3 with very fast switching times and an optimally-damped settling characteristic.
- The devices also contain SiC_r thin film application resistors which can be used with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full-scale and bipolar offset errors.

SPECIFICATIONS (T_a = +25°C, V_{CC} = +15V, V_{EE} = -15V, unless otherwise specified)

MODEL	AD565A†			AD566A†			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
DATA INPUTS¹ (Pins 13 to 24)							
TTL or 5 Volt CMOS							
Input Voltage							
Bit 0N Logic 1††	+2.0	+5.5		+2.0	+5.5		V
Bit 0N Logic 0		+0.8			+0.8		V
Input Current (each Bit)							
Bit 0N Logic 1	+120	+100		+120	+100		µA
Bit 0N Logic 0	-15	+100		-15	+100		µA
RESOLUTION							
12							
OUTPUT							
Current							
Unipolar Full Scale	-1.6	2.0	-2.4	-1.6	2.0	-2.4	mA
Bipolar Full Scale (with op amp)	10.8	11.0	11.2	10.8	11.0	11.2	mA
Resistance to Load (of op amp circuit)							
Offset	±K	±K	±10K	±K	±K	±10K	Ω
Linearity							
Unipolar	±0.01	0.05		±0.01	0.05		% of F.S. Range
Bipolar (with op amp)	±0.1	0.15		±0.05	0.1		% of F.S. Range
Temperature Coefficient	±5			±5			ppm/°C
Temperature Drift	±5			±5			ppm/°C
Temperature Voltage	±1.5			±1.5			V
SETTLING TIME TO 1/2LSB							
At Bit 0N to OFF or OFF to ON	250	400		250	400		ns
FULL SCALE TRANSITION							
10% to 90% Delay plus Rise Time	15	10		15	10		ns
90% to 10% Delay plus Fall Time	10	50		10	50		ns
TEMPERATURE RANGE							
Operating	0	+70		0	+70		°C
Storage	-65	+150		-65	+150		°C
POWER REQUIREMENTS							
V _{CC} = +11.4 to +16.5V dc	3	5		1	5		mA
V _{EE} = -11.4 to -16.5V dc	-12	-18		-12	-18		mA
POWER SUPPLY GAIN SENSITIVITY²							
V _{CC} = +11.4 to +16.5V dc	3	10		3	10		ppm of F.S./%
V _{EE} = -11.4 to -16.5V dc	15	25		15	25		ppm of F.S./%
PROGRAMMABLE OUTPUT RANGE (see Figures 2, 3, 4)							
0 to +5				0 to +5			V
-2.5 to +2.5				-2.5 to +2.5			V
0 to +10				0 to +10			V
-5 to +5				-5 to +5			V
-10 to +10				-10 to +10			V
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed 50Ω Resistor for R2 (Figure 2)							
Bipolar Zero Error with Fixed 50Ω Resistor for R1 (Figure 3)	10.1	10.25		10.1	10.25		% of F.S. Range
Gain Adjustment Range (Figure 2)	10.05	10.15		10.05	10.15		% of F.S. Range
Bipolar Zero Adjustment Range	10.15			10.15			% of F.S. Range
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
REFERENCE OUTPUT							
Voltage	9.90	10.00	10.10	9.90	10.00	10.10	V
Current (available for external loads) ³	1.5	2.5		1.5	2.5		mA
POWER DISSIPATION							
225	345		225	345		mW	

NOTES

- The digital inputs are guaranteed but not tested over the operating temperature range.
- The power supply gain accuracy is tested in reference to a V_{CC} V_{EE} of ±15V dc.
- For operation at elevated temperatures the minimum external supply current for external loads is, therefore, should be buffered if additional loads are to be supplied. Specifications subject to change without notice.

AD565A/AD566A

MODEL	AD165AS		AD165AT		UNITS
	MIN	MAX	MIN	MAX	
DATA INPUTS¹ (Pins 11 to 24)					
TTL or 5 Volt CMOS					
Input Voltage					
Bit ON Logic "1"	+2.0	+5.5	+2.0	+5.5	V
Bit OFF Logic "0"		+0.8		+0.8	V
Logic Current (each bit)					
Bit ON Logic "1"	+120	+100	+120	+100	μ A
Bit OFF Logic "0"	+15	+100	+15	+100	μ A
RESOLUTION					
		12		12	Bits
OUTPUT					
Current					
Unipolar (all bits on)	-1.6	-2.0	-2.4	-2.4	mA
Bipolar (all bits on or off)	10.8	11.0	11.2	11.2	mA
Resistance (exclusive of open resistors)					
	6k	8k	10k	6k	Ω
Offset					
Unipolar (adjustable to zero per Figure 3)		0.01	0.05	0.01	% of F.S.R.
Bipolar (Figure 4 R ₁ and R ₂ = 10k fixed)		0.05	0.1	0.05	% of F.S.R.
Capacitance					
	25		25		pF
Compliance Voltage					
T _{min} to T _{max}	1.5	+10	1.5	+10	V
ACCURACY (Load to pin 10 full scale +25°C)					
	11.4	11.2	11.8	11.4	LSB
	(0.006)	(0.012)	(0.006)	(0.006)	% of F.S. Range
	11.2	11.4	11.2	11.4	LSB
	(0.012)	(0.018)	(0.006)	(0.012)	% of F.S. Range
DIFFERENTIAL NONLINEARITY					
+25°C		11.4		11.2	LSB
T _{min} to T _{max}	MONOTONICITY GUARANTEED		MONOTONICITY GUARANTEED		
TEMPERATURE COEFFICIENTS					
With Internal Reference					
Unipolar Zero	1	2	1	2	ppm/°C
Bipolar Zero	5	10	5	10	ppm/°C
Gain (Full Scale)	15	10	10	15	ppm/°C
Differential Nonlinearity	2		2		ppm/°C
SETTLING TIME TO 1/2LSB					
All Bits ON to OFF or OFF to ON ²	250	400	250	400	ns
FULL SCALE TRANSITION					
10% to 90% Delay plus Rise Time	15	30	15	30	ns
90% to 10% Delay plus Fall Time	30	50	30	50	ns
TEMPERATURE RANGE					
Operating	-55	+125	-55	+125	°C
Storage	-65	+150	-65	+150	°C
POWER REQUIREMENTS					
V _{CC} = +11.4 to +16.5V dc	3	5	3	5	mA
V _{EE} = -11.4 to -16.5V dc	-12	-18	-12	-18	mA
POWER SUPPLY GAIN SENSITIVITY³					
V _{CC} = +11.4 to +16.5V dc	3	10	3	10	ppm of F.S. %
V _{EE} = -11.4 to -16.5V dc	15	25	15	25	ppm of F.S. %
PROGRAMMABLE OUTPUT RANGE⁴ (see Figures 2, 3, 4)					
	0 to +5		0 to +5		V
	-2.5 to +2.5		-2.5 to +2.5		V
	0 to +10		0 to +10		V
	-5 to +5		-5 to +5		V
	-10 to +10		-10 to +10		V
EXTERNAL ADJUSTMENTS					
Gain Error with Fixed 50k Resistor for R ₂ (Figure 2)					
	10.1	10.25	10.1	10.25	% of F.S. Range
Bipolar Zero Error with Fixed 10k Resistor for R ₁ (Figure 3)					
	10.05	10.15	10.05	10.15	% of F.S. Range
Gain Adjustment Range (Figure 2)					
	10.25		10.25		% of F.S. Range
Bipolar Zero Adjustment Range					
	10.15		10.15		% of F.S. Range
REFERENCE INPUT					
Input Impedance	15k	20k	25k	15k	Ω
REFERENCE OUTPUT					
Voltage	9.90	10.00	9.90	10.00	V
Current (available for external loads) ⁵	1.5	2.5	1.5	2.5	mA
POWER DISSIPATION					
	225	345	225	345	mW

Specifications shown in boldface are tested on all production units at final electrical test. Results from these tests are used to calculate outgoing quality levels. All min. and max. specifications are guaranteed, although only those shown in boldface are tested on all production units.

SPECIFICATIONS (T_a = +25°C, V_{EE} = -15V, unless otherwise specified)

MODEL	AD166AJ			AD166AK			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
DATA INPUTS¹ (Pins 11 to 24)							
TTL or 5 Volt CMOS							
Input Voltage							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V
Bit OFF Logic "0"	0		+0.8	0		+0.8	V
Logic Current (each bit)							
Bit ON Logic "1"		+120	+100	+120	+100		μ A
Bit OFF Logic "0"		+15	+100	+15	+100		μ A
RESOLUTION							
			12			12	Bits
OUTPUT							
Current							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	10.8	11.0	11.2	10.8	11.0	11.2	mA
Resistance (exclusive of open resistors)							
	6k	8k	10k	6k	8k	10k	Ω
Offset							
Unipolar (adjustable to zero per Figure 3)		0.01	0.05	0.01	0.05		% of F.S.R.
Bipolar (Figure 4 R ₁ and R ₂ = 10k fixed)		0.05	0.1	0.05	0.1		% of F.S.R.
Capacitance							
		25			25		pF
Compliance Voltage							
T _{min} to T _{max}	-1.5		+10	-1.5		+10	V
ACCURACY (Load to pin 10 full scale +25°C)							
	11.4	11.2		11.8	11.4		LSB
	(0.006)	(0.012)		(0.006)	(0.006)		% of F.S. Range
	11.2	11.4		11.2	11.4		LSB
	(0.012)	(0.018)		(0.006)	(0.012)		% of F.S. Range
DIFFERENTIAL NONLINEARITY							
+25°C		11.2		11.4		11.2	LSB
T _{min} to T _{max}	MONOTONICITY GUARANTEED			MONOTONICITY GUARANTEED			
TEMPERATURE COEFFICIENTS							
Unipolar Zero							
	1	2		1	2		ppm/°C
Bipolar Zero							
	5	10		5	10		ppm/°C
Gain (Full Scale)							
	7	10		7	10		ppm/°C
Differential Nonlinearity							
	2			2			ppm/°C
SETTLING TIME TO 1/2LSB							
All Bits ON to OFF or OFF to ON (Figure 8)	250	350		250	350		ns
FULL SCALE TRANSITION							
10% to 90% Delay plus Rise Time	15	30		15	30		ns
90% to 10% Delay plus Fall Time	30	50		30	50		ns
POWER REQUIREMENTS							
V _{CC} = +11.4 to +16.5V dc		-12		-12		-18	mA
POWER SUPPLY GAIN SENSITIVITY³							
V _{CC} = +11.4 to +16.5V dc		15		15		25	ppm of F.S. %
PROGRAMMABLE OUTPUT RANGE⁴ (see Figures 3, 4, 5)							
	0 to +5			0 to +5			V
	-2.5 to +2.5			-2.5 to +2.5			V
	0 to +10			0 to +10			V
	-5 to +5			-5 to +5			V
	-10 to +10			-10 to +10			V
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed 10k Resistor for R ₂ (Figure 3)							
	10.1	10.25		10.1	10.25		% of F.S. Range
Bipolar Zero Error with Fixed 10k Resistor for R ₁ (Figure 4)							
	10.05	10.15		10.05	10.15		% of F.S. Range
Gain Adjustment Range (Figure 3)							
	10.25			10.25			% of F.S. Range
Bipolar Zero Adjustment Range							
	10.15			10.15			% of F.S. Range
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
POWER DISSIPATION							
	190	300		190	300		mW
MULTIPLYING MODE PERFORMANCE (All Models)							
Quadrants							
Reference Voltage	Two (2): Bipolar Operation at Digital Input Only +1V to +10V, Unipolar						
Accuracy	10 Bits (10.05% of Reduced F.S.) for 1V dc Reference Voltage						
Reference Feedthrough (unipolar mode, all bits OFF, and 1 to +10V [p.p.] non-zero frequency for 1/2LSB [p.p.] feedthrough)							
Output Slew Rate	40k Hz typ						
	3mA/ps						
	3mA/ps						
Output Settling Time (all bits on and a 0-10V step change in reference voltage)							
	1.5ps to 0.01% F.S.						
CONTROL AMPLIFIER							
Full Power Bandwidth	300kHz						
Small Signal Closed Loop Bandwidth	1.8MHz						
NOTES							
¹ The digital input levels are guaranteed but not tested over the temperature range.							
² The power supply gain sensitivity is tested at reference to a V _{CC} of +15V dc.							
³ Specifications subject to change without notice.							

AD565A/AD566A

MODEL	AD565A			AD566A			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
DATA INPUTS (Pins 13 to 24)							
TTL or 5 Volt CMOS							
Input Voltage							
Bit ON Logic "1"	+2.0		+5.5	+2.0		+5.5	V
Bit OFF Logic "0"	0		+0.8	0		+0.8	V
Logic Current (each bit)							
Bit ON Logic "1"		+120	+300		+120	+300	μ A
Bit OFF Logic "0"		+35	+100		+35	+100	μ A
RESOLUTION							
Resolution			12			12	Bits
OUTPUT							
Current							
Unipolar (all bits on)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
Bipolar (all bits on or off)	10.8	11.0	11.2	10.8	11.0	11.2	mA
Resistance (exclusive of span resistors)							
	6k	8k	10k	6k	8k	10k	Ω
Offset							
Unipolar (adjustable to zero per Figure 3)		0.01	0.05		0.01	0.05	% of F.S.R.
Bipolar (Figure 4, R_1 and $R_2 = 100\Omega$ fixed)		0.05	0.15		0.05	0.1	% of F.S.R.
Capacitance							
Compliance Voltage							V
T_{max} to T_{min}	-1.5		+10	-1.5		+10	
ACCURACY (error relative to full scale at +25°C)							
		11/4	11/2		11/8	11/4	LSB
		(0.006)	(0.012)		(0.003)	(0.006)	% of F.S.R.
T_{min} to T_{max}		11/2	13/4		11/4	11/2	LSB
		(0.012)	(0.018)		(0.006)	(0.012)	% of F.S.R.
DIFFERENTIAL NONLINEARITY							
+25°C		11/2	13/4		11/4	11/2	LSB
T_{min} to T_{max}		MONOTONICITY GUARANTEED			MONOTONICITY GUARANTEED		
TEMPERATURE COEFFICIENTS							
Unipolar Zero							
	1	2		1	2		ppm/°C
Bipolar Zero							
	3	10		3	10		ppm/°C
Gain (Full Scale)							
	3	10		3	10		ppm/°C
Differential Nonlinearity							
	2			2			ppm/°C
SETTLING TIME TO 1/2LSB							
All Bits On to OFF or OFF to ON (1 μ sec Bi)	250	350		250	350		ns
FULL SCALE TRANSITION							
10% to 90% Delay plus Rise Time	15	20		15	20		ns
90% to 10% Delay plus Fall Time	30	50		30	50		ns
POWER REQUIREMENTS							
$V_{CC} = -11.4$ to -18 V dc	-12	-18		-12	-18		mA
POWER SUPPLY GAIN SENSITIVITY¹							
$V_{CC} = -11.4$ to -18 V dc	15	25		15	25		ppm of F.S. %
PROGRAMMABLE OUTPUT RANGE (see Figures 1, 4, 5)							
	0 to +5			0 to +5			V
	-2.5 to +2.5			-2.5 to +2.5			V
	0 to +10			0 to +10			V
	-5 to +5			-5 to +5			V
	-10 to +10			-10 to +10			V
EXTERNAL ADJUSTMENTS							
Gain Error with Fixed 100 Ω Resistor R_1 (Figure 3)							
	10.1	10.25		10.1	10.25		% of F.S.R.
Bipolar Zero Error with Fixed 100 Ω Resistor for R_1 (Figure 4)							
	10.25	10.15		10.25	10.15		% of F.S.R.
Gain Adjustment Range (Figure 3)							
	10.15			10.15			% of F.S.R.
Bipolar Zero Adjustment Range							
	15k	20k	25k	15k	20k	25k	Ω
REFERENCE INPUT							
Input Impedance	15k	20k	25k	15k	20k	25k	Ω
POWER DISSIPATION							
	180	300		180	300		mW


MULTIPLYING MODE PERFORMANCE (All Models)			
Quadrants	Two (2): Bipolar Operation at Digital Input Only		
Reference Voltage	+1V to +10V, Unipolar		
Accuracy	10 Bits (10.05% of Reduced F.S.) for 1V dc Reference Voltage		
Reference Feedthrough (unipolar mode, all bits OFF, and 1 to +10V (p.p.), sine-wave frequency for 1/2LSB (p.p.) feedthrough)	40kHz typ		
Output Slew Rate	3mA/μs		
	1mA/μs		
Output Settling Time (all bits on and a 0-10V step change in reference voltage)	1.5 μ s to 0.01% F.S.		
CONTROL AMPLIFIER			
Full Power Bandwidth	300kHz		
Small Signal Closed Loop Bandwidth	1.8MHz		

Specifications subject to change without notice. Specifications shown in boldface are tested on all production units at final electrical test. Results from these tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed. **1** Although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS

V_{CC} to Power Ground	0V to +18V
V_{RR} to Power Ground (AD565A)	0V to -18V
Voltage on DAC Output (Pin 9)	-3V to +12V
Digital Inputs (Pins 13 to 24) to Power Ground	-1.0V to +7.0V
Ref in to Reference Ground	$\pm 12V$
Bipolar Offset to Reference Ground	$\pm 12V$
10V Span R to Reference Ground	$\pm 12V$
20V Span R to Reference Ground	$\pm 24V$
Ref out (AD565A)	Indefinite Short to Power Ground
	Momentary Short to V_{CC}
Power Dissipation	1000mW

PIN DESIGNATIONS



AD565A ORDERING GUIDE

Model	Package Option*	Temp. Range	Linearity Error Max (at 25°C)	Max Gain T.C. (ppm of F.S./°C)
AD565AJD/BIN	Ceramic (D-24)	0 to +70°C	$\pm 1/2$ LSB	50
AD565AKD/BIN	Ceramic (D-24)	0 to +70°C	$\pm 1/4$ LSB	20
AD565ASD/BIN	Ceramic (D-24)	-55°C to +125°C	$\pm 1/2$ LSB	30
AD565ATD/BIN	Ceramic (D-24)	-55°C to +125°C	$\pm 1/4$ LSB	15

*See Section 14 for package outline information.

AD566A ORDERING GUIDE

Model	Package Option*	Temp. Range	Linearity Error Max (at 25°C)	Max Gain T.C. (ppm of F.S./°C)
AD566AJD/BIN	Ceramic (D-24)	0 to +70°C	$\pm 1/2$ LSB	10
AD566AKD/BIN	Ceramic (D-24)	0 to +70°C	$\pm 1/4$ LSB	3
AD566ASD/BIN	Ceramic (D-24)	-55°C to +125°C	$\pm 1/2$ LSB	10
AD566ATD/BIN	Ceramic (D-24)	-55°C to +125°C	$\pm 1/4$ LSB	3

*See Section 14 for package outline information.

Applying the AD565A/AD566A

GROUNDING RULES

The AD565A and AD566A bring out separate reference and power grounds to allow optimum connections for low noise and high-speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns are provided to minimize current flow in low-level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

CONNECTING THE AD565A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL, AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5mV max offset voltage should be used to keep offset errors below 1/2LSB). If a 50Ω fixed resistor is substituted for the 100Ω trimmer, unipolar zero will typically be within ±1/2LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50Ω resistor for the 100Ω bipolar offset trimmer will give a bipolar zero error typically within ±2LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to ±1/2LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

FIGURE 1. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 8, should be grounded if not used for trimming.

STEP I ... ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, but pin 8 should then be connected to pin 12.

STEP II ... GAIN ADJUST

Turn all bits ON and adjust 100Ω gain trimmer R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375V full scale is desired (exactly 2.5mV/bit), insert a 120Ω resistor in series with the gain resistor at pin 10 to the op amp output.

FIGURE 2. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

STEP I ... OFFSET ADJUST

Turn OFF all bits. Adjust 100Ω trimmer R1 to give -5.000 volts output.

STEP II ... GAIN ADJUST

Turn ON All bits. Adjust 100Ω gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

FIGURE 3. OTHER VOLTAGE RANGES

The AD565A can also be easily configured for a unipolar 0 to +5 volt range or ±2.5 volt or ±10 volt bipolar ranges by using the additional 5k application resistor provided at the 20 volt span R terminal, pin 11. For a 5 volt span (0 to +5 or ±2.5), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the ±10 volt range (20 volt span) use the 5k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The ±10 volt option is shown in Figure 3.




Figure 1. 0 to +10V Unipolar Voltage Output




Figure 2. ±5V Bipolar Voltage Output




Figure 3. ±10V Voltage Output

CONNECTING THE AD566A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown here with the preferred trimming techniques. If a low offset operational amplifier (AD510L, AD517L, AD741L, AD301AL, AD OP-07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5mV max offset voltage should be used to keep offset errors below 1/2LSB). If a 50Ω fixed resistor is substituted for the 100Ω trimmer, unipolar zero will typically be within ±1/2LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50Ω resistor for the 100Ω bipolar offset trimmer will give a bipolar zero error typically within ±2LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications which require a settling time to ±1/2LSB of one microsecond. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 picofarad DAC output capacitance.

FIGURE 4. UNIPOLAR CONFIGURATION

This configuration will provide a unipolar 0 to +10 volt output range. In this mode, the bipolar terminal, pin 7, should be grounded if not used for trimming.

STEP I ... ZERO ADJUST

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 volts (1LSB = 2.44mV). In most cases this trim is not needed, but pin 7 should then be connected to pin 12.

STEP II ... GAIN ADJUST

Turn all bits ON and adjust 100Ω gain trimmer, R2, until the output is 9.9976 volts. (Full scale is adjusted to 1LSB less than nominal full scale of 10.000 volts.) If a 10.2375V full scale is desired (exactly 2.5mV/bit), insert a 120Ω resistor in series with the gain resistor at pin 10 to the op amp output.

FIGURE 5. BIPOLAR CONFIGURATION

This configuration will provide a bipolar output voltage from -5.000 to +4.9976 volts, with positive full scale occurring with all bits ON (all 1's).

STEP I ... OFFSET ADJUST

Turn OFF all bits. Adjust 100Ω trimmer R1 to give -5.000 output volts.

STEP II ... GAIN ADJUST

Turn ON all bits. Adjust 100Ω gain trimmer R2 to give a reading of +4.9976 volts.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

FIGURE 6. OTHER VOLTAGE RANGES

The AD566A can also be easily configured for a unipolar 0 to +5 volt range or ±2.5 volt or ±10 volt bipolar ranges by using the additional 5k application resistor provided at the 20 volt span R terminal, pin 11. For a 5 volt span (0 to +5V or ±2.5V), the two 5k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset resistor either to ground for unipolar or to V_{REF}

for the bipolar range. For the ±10 volt range (20 volt span) use the 5k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The ±10 volt option is shown in Figure 6.

DIGITAL INPUT		ANALOG OUTPUT		
MSB	LSB	Suaght Binary	Offset Binary	Two's Compl.
000000000000	0000	Zero	+ Full Scale	Zero
011111111111	1111	Mid Scale -1LSB	Zero -1LSB	+5 -1LSB
100000000000	0000	+1/2 FS	Zero	+5
111111111111	1111	+5 -1LSB	+ Full Scale -1LSB	Zero -1LSB

*Insert the MSB of the offset binary code with an external inverter to obtain two's complement.

Table 1. Digital Input Codes




Figure 4. 0 to +10V Unipolar Voltage Output





Figure 5. ±5V Bipolar Voltage Output



*THE PARALLEL COMBINATION OF THE BIPOLAR OFFSET RESISTOR AND RESISTOR R1 IS USED TO BALANCE THE OPERATING POINT. THE EFFECT OF TEMPERATURE COEFFICIENT MISMATCH BETWEEN THE BIPOLAR RESISTOR COMBINATION AND DAC RESISTORS IS EXPLAINED ON PREVIOUS PAGE.

Figure 6. ±10V Voltage Output

8755A/8755A-2 16,384-BIT EPROM WITH I/O

- 2048 Words x 8 Bits
- Single +5V Power Supply (V_{CC})
- Directly Compatible with 8085A and 8088 Microprocessors
- U.V. Erasable and Electrically Reprogrammable
- Internal Address Latch
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP

The Intel® 8755A is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the 8085A and 8088 microprocessor systems. The EPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with no wait states in an 8085A CPU.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

The 8755A-2 is a high speed selected version of the 8755A compatible with the 5 MHz 8085A-2 and the full speed 5 MHz 8088.




Figure 1. Block Diagram




Figure 2. Pin Configuration

Table 1. Pin Description

Symbol	Type	Name and Function	Symbol	Type	Name and Function
ALE	I	Address Latch Enable: When Address Latch Enable goes high, AD ₀₋₇ , IO/M, A ₀₋₁₀ , CE ₁ , and CE ₂ enter the address latches. The signals (AD, IO/M, A ₀₋₁₀ , CE) are latched in at the trailing edge of ALE.	READY	O	Ready is a 3-state output controlled by CE ₁ , CE ₂ , ALE and CLK. READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK. (See Figure 6)
AD ₀₋₇	I	Bidirectional Address/Data Bus: The lower 8-bits of the PROM or I/O address are applied to the bus lines when ALE is high. During an I/O cycle, Port A or B are selected based on the latched value of AD ₀ . If AD ₀ or IOA is low when the latched Chip Enables are active, the output buffers present data on the bus.	PA ₀₋₇	IO	Port A: These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and IOA is low and a 0 was previously latched from AD ₀ . AD ₁ Read Operation is selected by either IOA low and active Chip Enables and AD ₀ and AD ₁ low or IOA high, RD low, active Chip Enables, and AD ₀ and AD ₁ low.
A ₀₋₁₀	I	Address: These are the high order bits of the PROM address. They do not affect I/O operations.	PB ₀₋₇	IO	Port B: This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from AD ₀ and a 0 from AD ₁ .
PROG, CE ₁ , CE ₂	I	Chip Enable Inputs: CE ₁ is active low and CE ₂ is active high. The 8755A can be accessed only when both Chip Enables are active at the time the ALE signal latches them up. If either Chip Enable input is not active, the AD ₀₋₇ and READY outputs will be in a high impedance state. CE ₁ is also used as a programming pin. (See section on programming)	RESET	I	Reset: In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register)
IO/M	I	I/O Memory: If the latched IO/M is high when RD is low, the output data comes from an I/O port. If it is low the output data comes from the PROM.	IOA	I	I/O Read: When the Chip Enables are active, a low on IOA will output the selected I/O port onto the AD bus. IOA low performs the same function as the combination of IO/M high and RD low. When IOA is not used in a system, IOA should be tied to VCC ("1").
RD	I	Read: If the latched Chip Enables are active when RD goes low, the AD ₀₋₇ output buffers are enabled and output either the selected PROM location or I/O port. When both RD and IOA are high, the AD ₀₋₇ output buffers are 3-stated.	VCC		Power: +5 volt supply
IOW	I	I/O Write: If the latched Chip Enables are active, a low on IOW causes the output port pointed to by the latched value of AD ₀ to be written with the data on AD ₀₋₇ . The state of IO/M is ignored.	VSS		Ground: Reference
CLK	I	Clock: The CLK is used to force the READY into its high impedance state after it has been forced low by CE ₁ low, CE ₂ high, and ALE high.	VDD		Power Supply: VDD is a programming voltage and must be tied to VCC when the 8755A is being read. For programming, a high voltage is supplied with VDD = 25V, typical. (See section on programming)

FUNCTIONAL DESCRIPTION

PROM Section

The 8755A contains an 8-bit address latch which allows it to interface directly to MCS-48, MCS-85 and IAPX 88/10 Microcomputers without additional hardware.

The PROM section of the chip is addressed by the 11-bit address and CE. The address, \overline{CE}_1 and \overline{CE}_2 are latched into the address latches on the falling edge of ALE. If the latched Chip Enables are active and IO/M is low when \overline{RD} goes low, the contents of the PROM location addressed by the latched address are put out on the AD₀₋₇ lines (provided that V_{DD} is tied to V_{CC}.)

I/O Section


The I/O section of the chip is addressed by the latched value of AD₀₋₁. Two 8-bit Data Direction Registers (DDR) in 8755A determine the input/output status of each pin in the corresponding ports. A "0" in a particular bit position of a DDR signifies that the corresponding I/O port bit is in the input mode. A "1" in a particular bit position signifies that the corresponding I/O port bit is in the output mode. In this manner the I/O ports of the 8755A are bit-by-bit programmable as inputs or outputs. The table summarizes port and DDR designation. DDR's cannot be read.

AD ₁	AD ₀	Selection
0	0	Port A
0	1	Port B
1	0	Port A Data Direction Register (DDR A)
1	1	Port B Data Direction Register (DDR B)

When IO \overline{M} goes low and the Chip Enables are active, the data on the AD is written into I/O port selected by the latched value of AD₀₋₁. During this operation all I/O bits of the selected port are affected, regardless of their I/O mode and the state of IO \overline{M} . The actual output level does not change until IO \overline{M} returns high. (glitch free output)

A port can be read out when the latched Chip Enables are active and either \overline{RD} goes low with IO \overline{M} high, or \overline{IOR} goes low. Both input and output mode bits of a selected port will appear on lines AD₀₋₇.

To clarify the function of the I/O Ports and Data Direction Registers, the following diagram shows the configuration of one bit of PORT A and DDR A. The same logic applies to PORT B and DDR B.



Note that hardware RESET or writing a zero to the DDR latch will cause the output latch's output buffer to be disabled, preventing the data in the Output Latch from being passed through to the pin. This is equivalent to putting the port in the input mode. Note also that the data can be written to the Output Latch even though the Output Buffer has been disabled. This enables a port to be initialized with a value prior to enabling the output.

The diagram also shows that the contents of PORT A and PORT B can be read even when the ports are configured as outputs.

TABLE 1. 8755A PROGRAMMING MODULE CROSS REFERENCE

MODULE NAME	USE WITH
UPP 955	UPP(4)
UPP UP2(2)	UPP 855
PROMPT 975	PROMPT 80/85(3)
PROMPT 475	PROMPT 48(1)

NOTES:
 1. Described on p. 13-34 of 1978 Data Catalog.
 2. Special adaptor socket.
 3. Described on p. 13-39 of 1978 Data Catalog.
 4. Described on p. 13-71 of 1978 Data Catalog.

ERASURE CHARACTERISTICS

The erasure characteristics of the 8755A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8755A in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8755A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8755 window to prevent unintentional erasure.

The recommended erasure procedure for the 8755A is exposure to short-wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose, i.e., UV intensity X exposure time for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000µW/cm² power rating. The 8755A should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter on their tubes and this filter should be removed before erasure.

PROGRAMMING

Initially, and after each erasure, all bits of the EPROM portions of the 8755A are in the "1" state. Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The 8755A can be programmed on the Intel® Universal PROM Programmer (UPP), and the PROMPT™ 80/85 and PROMPT-48™ design aids. The appropriate programming modules and adapters for use in programming both 8755A's and 8755's are shown in Table 1.

The program mode itself consists of programming a single address at a time, giving a single 50 msec pulse for every address. Generally, it is desirable to have a verify cycle after a program cycle for the same address as shown in the attached timing diagram. In the verify cycle (i.e., normal memory read cycle) V_{DD} should be at +5V.

Preliminary timing diagrams and parameter values pertaining to the 8755A programming operation are contained in Figure 7.

SYSTEM APPLICATIONS

System Interface with 8085A and 8088

A system using the 8755A can use either one of the two I/O Interface techniques:

- Standard I/O
- Memory Mapped I/O

If a standard I/O technique is used, the system can use the feature of both \overline{CE}_2 and \overline{CE}_1 . By using a combination of unused address lines A₁₁₋₁₄ and the Chip Enable inputs, the 8085A system can use up to 5 each 8755A's without requiring a CE decoder. See Figure 2a and 2b.

If a memory mapped I/O approach is used the 8755A will be selected by the combination of both the Chip Enables and IO \overline{M} using the AD₀₋₁₅ address lines. See Figure 1.




Figure 3. 8755A in 8085A System (Memory-Mapped I/O)

IAPX 88 FIVE CHIP SYSTEM

Figure 4 shows a five chip system containing:

- 1.25K Bytes RAM
- 2K Bytes ROM
- 38 I/O Pins
- 1 Interval Timer
- 2 Interrupt Levels




Figure 4. IAPX 88 Five Chip System Configuration




Figure 5. 8755A in 8085A System (Standard I/O)

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1.5W

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = VDD = 5V ± 5%; VCC = VDD = 5V ± 10% for 8755A-2)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
V _{IL}	Input Low Voltage	-0.5	0.8	V	V _{CC} = 5.0V
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	V	V _{CC} = 5.0V
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 2mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400μA
I _{IL}	Input Leakage		10	μA	V _{SS} < V _{IH} < V _{CC}
I _{LO}	Output Leakage Current		±10	μA	V _{SS} < 0.45V < V _{OUT} < V _{CC}
I _{CC}	V _{CC} Supply Current		180	mA	
I _{DD}	V _{DD} Supply Current		30	mA	V _{DD} = V _{CC}
C _{IN}	Capacitance of Input Buffer		10	pF	f _C = 1μHz
C _{I/O}	Capacitance of I/O Buffer		15	pF	f _C = 1μHz

D.C. CHARACTERISTICS — PROGRAMMING (TA = 0°C to 70°C, VCC = 5V ± 5%, VSS = 0V, VDD = 25V ± 1V; VCC = VDD = 5V ± 10% for 8755A-2)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Programming Voltage (during Write to EPROM)	24	25	26	V
I _{DD}	Prog Supply Current		15	30	mA

A.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = 5V ± 5%; VCC = VDD = 5V ± 10% for 8755A-2)

Symbol	Parameter	8755A		8755A-2 (Preliminary)		Units
		Min	Max	Min	Max	
t _{CYC}	Clock Cycle Time	320		200		ns
T ₁	CLK Pulse Width	80		40		ns
T ₂	CLK Pulse Width	120		70		ns
t _{HL}	CLK Rise and Fall Time		30		30	ns
t _{AL}	Address to Latch Set Up Time	50		30		ns
t _{LA}	Address Hold Time after Latch	80		45		ns
t _{LC}	Latch to READ/WRITE Control	100		40		ns
t _{EQ}	Valid Data Out Delay from READ Control		170*		140*	ns
t _{AD}	Address Stable to Data Out Valid		450		330	ns
t _{LE}	Latch Enable Width	100		70		ns
t _{DF}	Data Bus Float after READ	0	100	0	85	ns
t _{CL}	READ/WRITE Control to Latch Enable	20		10		ns
t _{CC}	READ/WRITE Control Width	250		200		ns
t _{DW}	Data In to Write Set Up Time	150		150		ns
t _{WD}	Data In Hold Time After WRITE	30		10		ns
t _{WP}	WRITE to Port Output		400		300	ns
t _{PA}	Port Input Set Up Time	50		50		ns
t _{HP}	Port Input Hold Time to Control	50		50		ns
t _{RVH}	READY HOLD Time to Control	0	160	0	160	ns
t _{ARV}	ADDRESS CE to READY		160		160	ns
t _{RV}	Recovery Time Between Controls	300		200		ns
t _{ODE}	READ Control to Data Bus Enable	10		10		ns
t _{LD}	ALE to Data Out Valid		350		270	ns

NOTE:


C_{LOAD} = 150pF.

*Or T_{AD} - (T_{AL} + T_{LC}), whichever is greater.


A.C. CHARACTERISTICS — PROGRAMMING (TA = 0°C to 70°C, VCC = 5V ± 5%, VSS = 0V, VDD = 25V ± 1V; VCC = VDD = 5V ± 10% for 8755A-2)

Symbol	Parameter	Min.	Typ.	Max.	Unit
t _{PS}	Data Setup Time	10			ns
t _{PH}	Data Hold Time	0			ns
t _S	Prog Pulse Setup Time	2			μs
t _H	Prog Pulse Hold Time	2			μs
t _{PR}	Prog Pulse Rise Time	0.01	2		μs
t _{PF}	Prog Pulse Fall Time	0.01	2		μs
t _{PRG}	Prog Pulse Width	45	50		msec

A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT




WAVEFORMS

CLOCK SPECIFICATION FOR 8755A




PROM READ, I/O READ AND WRITE




WAVEFORMS (Continued)

I/O PORT


A. INPUT MODE




B. OUTPUT MODE



WAIT STATE (READY = 0)



WAVEFORMS (Continued)



Installation and Service Manual

BDS3-208 AND BDS3-230 SERIES

Brushless Motor Controller

M-8507 ISSUE 8

NOTICE:

Upon receipt of the amplifier, closely inspect the components to ensure that no damage has occurred in shipment. If damage has occurred, notify the appropriate carrier at once.

CAUTION:

Dangerous voltages exist in this equipment. Do not attempt connecting or probing in this equipment with power on.

Should any question arise regarding any step outlined in this manual please call the factory.

"Proprietary information of Industrial Drives Division of Kollmorgen Corporation furnished for customer use only. No other uses are authorized without written permission of Industrial Drives Division."

This product may be covered by one or more of the following U.S. Patents: 4447771, 4479078, 4490661 other (including foreign) patents pending.



**INDUSTRIAL
DRIVES**

A

KOLLMORGEN
DIVISION

Radford, Virginia 24141
(703) 639-2495

TABLE OF CONTENTS

1.0	DESCRIPTION	1
	1.1 Ratings.	2
2.0	MOUNTING.	2
3.0	WIRING.	3
	3.1 Grounding Scheme	5
	3.2 Signal Inputs and Modes of Operation	5
4.0	PRELIMINARY CHECKS.	7
	4.1 Checking the AC Input Voltage.	7
	4.2 Checking the PSR3 DC Output Voltage.	7
	4.3 Checking the Brushless Motor Phasing	8
	4.4 Checking the Brush Tach Phasing (When Used)	8
	4.5 Checking the Resolver Phasing.	8
5.0	CONNECTING THE INPUT SIGNAL SOURCE (N/C,C/N/C, ETC.).	8
6.0	ADJUSTMENTS	9
	6.1 Zero	9
	(For N/C or C/N/C).	9
	(For Manually Operated Machines).	9
	6.2 Speed Scale Factor (With N/C or C/N/C)	9
	6.3 Speed Scale Factor (Manually Operated Machines	10
	6.4 Gain	10
	6.5 Resolver Excitation.	10
	6.6 Hall Effect Current Sensor Zero.	11
	6.7 Regen Level.	11
	6.8 Overvolts.	11
	6.9 BDS3 Resolver Zero	11
7.0	PSR3 POWER SUPPLY MODULE	13
8.0	TROUBLESHOOTING	13
	8.1 Motor Exhibits Very Low Torque or is Totally Inoperative	15
	8.2 LED Status, Dianostics Bar Graph	16
	8.3 Motor is Erratic or Exhibits an Improper Mode of Operation.	17
9.0	OPTION BOARDS	18
	9.1 ACS3-OPT2.	18
	9.2 ACS3-OPT3.	21
	9.3 ACS3-OPT5.	21
	9.3.1 Mounting	21
	9.3.2 Adjustments.	22
	9.3.3 Speed Threshold	22

TABLE OF CONTENTS (Con't)

9.3.4	Current Threshold	23
9.3.5	Time Delay	23
9.4	ACS3-OPT6.	23
9.4.1	Mounting	24
9.4.2	Relay Contact Ratings.	25
9.4.3	Adjustments.	25
9.4.4	Up-To-Speed Adjustment	25
9.4.5	Low Speed Adjustment	25
9.4.6	Load Meter Scaling Adjustment.	26
9.4.7	Ramp Adjustment.	26
10.0	SPARE PARTS LIST.	26

LIST OF ILLUSTRATIONS

BDS3-12/20/30/40 AMP AND PSR3-25/50 (FRONT VIEW)	FIGURE 1	28
BDS3-55 AMP AND PSR3-75 AMP (FRONT VIEW)	FIGURE 2	29
BDS3-12/20/30/40 AMP AND PSR3-25/50 AMP (BOTTOM VIEW)	FIGURE 3	30
BDS3-55 AMP AND PSR3-75 AMP (BOTTOM VIEW)	FIGURE 4	31
BDS3-12/20/30/40 AMP (RIGHT SIDE) SHOWING ACS3-MC2 MOTOR CONTROL BOARD	FIGURE 5	32
BDS3-55 AMP (RIGHT SIDE) SHOWING ACS3-MC2 MOTOR CONTROL BOARD	FIGURE 6	33
BDS3-12/20/30/40 AMP (LEFT SIDE) SHOWING POWER STAGE WITH BASE DRIVE BOARD BDS3-BD1	FIGURE 7	34
BDS3-55 AMP (LEFT SIDE) SHOWING POWER STAGE WITH BASE DRIVE BOARD BDS3-BD1	FIGURE 8	35
PSR3-25/50 AMP POWER SUPPLY (LEFT SIDE)	FIGURE 9	36
PSR3-75 AMP POWER SUPPLY (LEFT SIDE)	FIGURE 10	37
ACS3-MC2 MOTOR CONTROL BOARD	FIGURE 11	38
ACS3-COMP1 COMPENSATION BOARD	FIGURE 12	39
ACS3-OPT2 ENCODER BOARD	FIGURE 13	40
ACS3-OPT3 INTERFACE BOARD	FIGURE 14	41
ACS3-OPT5 JAM DETECTION BOARD	FIGURE 15	42
ACS3-OPT6 SPEED INDICATION BOARD	FIGURE 16	43
MOTOR END BELLS SHOWING ACCESS TO FRAMELESS RESOLVERS	FIGURES 17,18,1945,46,47

LIST OF DRAWINGS

Outline and Dimension BDS3/VFS3/ACS3-01	C-81027	48
Outline and Dimension BDS3/VFS3/ACS3-04	C-82344	49
Outline and Dimension BDS3(55 AMP).	C-82149	50
Outline and Dimension BDS3(55)-24	C-82347	51
Outline and Dimension PSR3-01	C-81056	52
Outline and Dimension PSR3(75 AMP).	C-82168	53
Outline/Connection-3 Phase Power Transformer. . .	A-M80421	54,55
System Wiring Diagram BDS3/ACS3 & PSR3-25/50. . .	C-81028	56
System Wiring Diagram (With Tach) BDS3/ACS3 & PSR3-25/50.	C-81917	57
System Wiring Diagram BDS3 & PSR3-208/75.	C-82181	58
Interconnecting Wiring Diagram/PSR3-25/50 & BDS3/ACS3.	C-81543	59
Interconnecting Wiring Diagram/PSR3-208/75 & BDS3/ACS3	C-82182	60
Wiring Diagram External Regen Resistor PSR3-75 Amp	C-82260	61
Schematic ACS3-MC2 (Using ACS3-COMP1)	D-82331-1	62,63,64
Schematic BDS3-BD1.	C-81058-1	65,66
ACS3-COMP1.	C-81506-1	67
Schematic BDS3-REG1	C-81000-1	68
Schematic ACS3-OPT2	C-81991-1	69,70
Schematic ACS3-OPT3	C-82045	71
Schematic ACS3/BDS3-OPT5.	C-83470	72
Schematic ACS3/BDS3-OPT6.	C-83182-1.	73
Assembly Drawing ACS3/OPT6.	C-83441	74
Brushless Cable Assembly / Thermostat & Motor . .	B-82095	75
Resolver Cable Assembly / BDS3.	B-82096	76
Cable Assembly / Tach and Resolver	B-82097	77
Cable Assembly / Brushless Motor.	B-82098	78

PREFACE

This Installation and Service Manual is a general document and is applicable to the entire BDS3 series product line. However, since these motor controllers are interfaced with motors of varying sizes having different operating characteristics such as internal resistance, inductance, rotor inertia, etc., the complete model number of these amplifiers will vary more or less with the motors they are made compatible with. Thus, after the BDS3 and a particular motor are connected together to form a complete Velocity Loop, the model number applied to the BDS3 nameplate may be understood to be the basic model number for the Velocity Loop; consisting of (1) BDS3, (2) PSR3, (3) motor, and (4) transformer. However, the PSR3 Main Bus power supply, the motor, and the transformer; will have nameplates bearing their specific Model Numbers.

The Test Limits and Modification Sheet (TL) is a specific document and is applicable only to individual systems. The TL Sheet contains such information as maximum operating speed, peak current limits, and the component compensation values which make the amplifier motor combination compatible. The compensation components are located on the compensation board. (See Figure 12) In addition, the microprocessor program will change from motor to motor. The proper microprocessor is also indicated by the TL Sheet. (See Figure 11)

With exception to the Comp Board, Microprocessor and continuous current rating, the brushless BDS3 motor controllers are identical. Options may be added by way of option board OPT 1, OPT2, OPT3, etc. Versatility can be enhanced by the addition of various OPTION BOARDS.

MODEL NUMBER SCHEME

Example: BDS3-208/20-01-100-4501AXX
 A B C D E

- BDS3 - Brushless Drive Sine Wave Controller
- A - 208, 230 Output L-L RMS Voltage
- B - 12,20,30,40,55 Output RMS Current per Phase, Continuous
- C - Mechanical Configuration
 - 01 Standard, Fan Cooled, 4" Module
 - 21 Standard Fan Cooled, 6" Module (55 A.)
- D - Option
 - 100 No Option
 - 101 Same As 100 W/Opt 2 Card
 - 102 Same as 100 W/Opt 3 Card
 - 105 Same as 100 W/Spindle Orient Card
 - 123 Same as 100 W/Opt 8 Card
 - 200 With Pigtail Harness and Bus Bars
 - 201 Same as 200 W/Opt 2 Card
 - 202 Same as 200 W/Opt 3 Card
 - 203 Same as 201 W/14 Bit R/D Converter
 - 204 Same as 201 W/10 Bit R/D Converter
 - 205 Same as 200 W/Spindle Orient Card
 - 206 Same as 205 but W/10-Bit R/D Converter
 - 207 Same as 200 W/14 Bit R/D Converter
 - 208 Same as 200 W/OPT5 Card
 - 209 Same as 200 W/OPT6 Card

210	Same as 200 W/Notch Filter
211	Same as 201 W/Notch Filter
212	Same as 202 W/Notch Filter
213	Same as 203 W/Notch Filter
215	Same as 210 W/Spindle Orient Interface Card
221	Same as 200 W/OPT 7 Card
222	Same as 200 W/10 Bit R/D Converter
223	Same as 200 W/OPT 8 Card
224	Same as 200 W/OPT 9 Card
225	Same as 200 W/OPT 10 Card
229	Same as 200 W/OPT 6-01 Card
E -	Motor Compensation

NOTE:

ALL BDS3 MODELS REQUIRE A PSR3-208/25,50, or 75 POWER SUPPLY. -100 MODELS REQUIRE A BUS BAR AND CONNECTOR KIT, BDS3C-XXX. THE KIT IS CONFIGURED TO HAVE THE POWER SUPPLY LOCATED TO THE RIGHT OF THE CONTROLLER(S). A BDS3C-001 WOULD BE USED FOR A SINGLE AXIS SYSTEM; -002 FOR A TWO AXIS SYSTEM; ETC.

MOTOR CABLE ASSEMBLY B-82098 AND RESOLVER CABLE ASSEMBLY B-82096 ARE AVAILABLE IN 10' INCREMENTAL LENGTHS BUT MUST BE ORDERED SEPARATELY IF REQUIRED.

**B82095 - SAME AS B82098 BUT WITH TWO EXTRA WIRES FOR THERMOSTAT.
B82097 - SAME AS B82096 BUT WITH TWO EXTRA WIRES FOR TACH.**

**Use Connector Kit BDS3-001 for a single axis system;
BDS3-002 for a two axes system, etc.**

A 12-Bit R/D Converter (Refer to Figure 11) is shipped in standard BDS3 motor controllers. Optional 10 and 14 Bit R/D units are available for providing position loop feedback information. R/D units other than the standard 12-Bit unit are identified in the BDS3 complete model number. (Refer to the model number breakdown scheme).

MODEL NUMBER SCHEME

Example: PSR3-208/50-01-002
 A B C D

PSR3 Power Supply with Regen for BDS and ACS Systems

A - 208, 230 Amplifier (L-L) RMS Voltage When Using This Power Supply

B - 25, 50, 75 A.C. Line Current, RMS*

C - Mechanical Configuration

 01 Standard, Fan Cooled (4" Module)

 21 Standard, Fan Cooled (6" Module) 75 A.

D - Regen Capability

 002 Regen, 7.5 Ohms, 300W (4" Module)

 003 Remote Regen Resistor, (4" Module)

 005 Regen, 15 Ohms, 150W (4" Module)

 201 Thru 206 Remote Regen Resistor (6" Module)
 Refer to Drawing C-82260

NOTE: -003 MODEL REQUIRES PSR3-EXT/RES-202, REGEN RESISTOR KIT, 4.5 OHMS, 600W MAX. (COOLING DEPENDENT)

-201 THRU -206 MODELS REQUIRE ONE OF THE FOLLOWING REGEN RESISTOR KITS:

-201 PSR3-EXT/RES-201 (6.8 OHMS, 300W) O/L RELAY A-35026;HEATER-K-93034
 -202 PSR3-EXT/RES-202 (4.5 OHMS, 600W) O/L RELAY A-35026;HEATER-K-93040
 -203 PSR3-EXT/RES-203 (3.2 OHMS, 900W) O/L RELAY A-35026;HEATER-K-93043
 -205 PSR3-EXT/RES-205 (2.31 OHMS,1500W) O/L RELAY A-35026;HEATER-K-93047
 -206 PSR3-EXT/RES-206 (2.55 OHMS,2000W) O/L RELAY A-35026;HEATER-K-93049

*The PSR3 supply capability is the product of 208vac or 230vac 3 x RMS (L-L) current per phase.

Industrial Drives' BDS3 product lines are 3-phase sinewave brushless motor controllers. They are fully regenerative four-quadrant bi-directional velocity loop amplifiers designed to be used with Industrial Drives high performance permanent magnet brushless motors.

The I.D. brushless motors feature the latest in permanent magnet technology; utilizing high energy Samarium-Cobalt and Neodymium-Iron-Boron alloys. These brushless motors consist of permanent magnet rotors and three-phase Y stator windings. Being brushless motors, there are no commutators or associated brushes. These motors run as synchronous motors, meaning the rotor speed is the same as the speed (frequency) of the rotating stator magnetic field. A brushless resolver is utilized as the feedback device and is mounted internally as part of the overall motor construction. An integral brush tachometer is also available as an option.

An unregulated 300V DC bus for 208 Systems, 350V for 230 derived from full-wave rectification of a three-phase 208 AC line by the PSR3 Power Supply unit, is used to power the BDS3 motor controller. A shunt regulator, or "regen" module located within the PSR3 unit, is used to prevent the bus from being "pumped up" during periods of regeneration.

Benefits resulting from the BDS3 and brushless motor construction are:

1. Lower rotor inertia permits higher acceleration rates.
2. The motor is thermally more efficient since all heat is generated in the stator windings which are located in the outside shell.
3. Higher speed operation and high peak horsepower are achieved. There is no commutation limit.
4. Smaller physical motor size for a given H.P. rating.
5. Higher reliability and less motor maintenance. There is no commutator or brushes.
6. Smooth output torque.
7. The BDS3 sine-wave controller allows for a wider speed range because of the ability to electronically change the angle between the rotor flux and the stator flux . . . commonly known as the "torque angle."*

*INDUSTRIAL DRIVES, DIVISION OF KOLLMORGEN CORPORATION PATENT NUMBERS 444771 AND 4490661

8. The BDS3 sine-wave controller has the capability to dynamically and adaptively change the torque angle as a function of speed and load, thus allowing the system to operate at the most efficient operating point.

1.1 Ratings

Input Power: 208 or 230 Volts RMS (L-L) 3-phase ($\pm 10\%$);
115 Volts AC 1-phase Control Power

Output Power: PSR3 Power Supply DC Bus; 300 Volts DC Nominal,
No load.
BDS3: at rated load; 200
Volts RMS (L-L),
Nominal $\pm 10\%$.

Continuous Current (Amps RMS/Phase)	Intermittent Current (5 sec. max., 30% duty cycle) (Amps RMS/Phase)
12	20
20	35
30	53
40	70
55	96

NOTE: A MAXIMUM OF 6 AMPLIFIERS CAN BE DRIVEN BY A SINGLE POWER SUPPLY.

Ambient Operating Temperature: 0-55⁰C

Switching Frequency: 4Khz

Cooling: Fan, Convection (Cold Plate)

Options: Dynamic Braking, Regeneration (Power Dumping),
Directional Limits, Brushless Tach/Brush Tach,
Current Foldback Protection, 12/14 Bit encoder
output.

Weight BDS3 ----- 20 lbs.
PSR3 ----- 21 lbs.

2.0 MOUNTING (Refer to the appropriate Outline and Dimension drawings listed in the Table of Contents)

It is recommended that the BDS3 and the PSR3 units be mounted in their "up-right" (vertical) positions; with the PSR3 mounted to the right of the BDS3 units.

CAUTION: Particular attention should be given to the notes on the Outline and Dimension drawings for information concerning mounting details.

3.0 WIRING (Refer to the notes on the appropriate System Wiring Diagram listed in the Table of Contents)

IN ORDER TO ADHERE TO SUITABLE ENGINEERING PRACTICES, IT IS STRONGLY RECOMMENDED THE 115 VAC CIRCUIT BE CONNECTED IN A MANNER THAT THE 115 VAC IS APPLIED FIRST IN ORDER TO ACTIVATE THE CONTROL AND FAULT CIRCUITS BEFORE APPLYING THE MAIN BUS VOLTAGE.

REMOVE THE PLASTIC FRONT COVERS FROM THE BDS3 AND PSR3 BY REMOVING THE FOUR #4 SCREWS. (Refer to Figures 1 and 2)

There are several types of package configurations offered as options therefore, reference to the NOTES on the appropriate System Wiring Diagram will aid in correctly "wiring the system up."

The following precautions are also recommended:

1. Twist all AC leads to minimize electromagnetic emissions and "noise".
2. Avoid running signal leads in close proximity to power leads, armature leads, or other sources of electromagnetic noise.
3. Minimize lead lengths as much as practical.
4. Double-check all interface wiring. Carefully inspect all connections.
5. DO NOT USE MAIN CONTACTOR FOR CONTROL FUNCTIONS.

IMPORTANT: Motor, tachometer (optional) and resolver phasing are critical for proper operation.

The method of connecting the motor is accomplished either one of two ways:

- (1) By way of a connector; where the leads of the three phase motor stator are brought out to pins A, B, and C of the motor connector. Pin D is normally grounded at the BDS3. However, it may be grounded at the main ground point.

Simply wire pins A, B, C of the motor connector to the points of the power terminal block, mounted at the top of the BDS3 chassis, identified M_A , M_B , and M_C . (Refer to the System Wiring Diagram and Figures 7 and 8)

- (2) By way of flying leads; where the leads of the three phase motor stator are color coded and are available directly out of the motor.

Notice the information on the System Wiring Diagram referring to the correct method of wiring the motor stator. The BROWN, GREEN, and ORANGE leads should be connected to the points identified as M_A , M_B , and M_C respectively on the power terminal block, mounted at the top of the BDS3 chassis. Connect the GREEN/YELLOW lead to the ground point of the same terminal block. (Refer to the System Wiring Diagram and Figures 7 & 8)

The three phase 208 input power, from the secondary of the three phase transformer, (Refer to Drawing A-M80421) should be brought through a customer supplied circuit breaker and connected to points identified as L_A , L_B , and L_C on the power terminal block mounted at the top of the PSR3 chassis. The system is not AC line phase sensitive (Refer to the System Wiring Diagram and Figures 9 and 10). Connect the 300V DC output, the 115V AC, and the regeneration circuit from the PSR3 to the BDS3 with the strapping bars and the small 115V AC and Regen cable.

CAUTION: Check to insure that the small cable is connected to the correct pins and that it is not offset to one side. (Refer to the System Wiring Diagram and Figures 3 and 4)

To access the 115V AC control terminal block within the PSR3, remove the plastic front cover by removing the four No. 4 screws. (Refer to Figures 1, 2, 9 and 10)

To access the control terminal strips to wire the BDS3, remove the plastic front cover by removing the four No.4 screws. (Refer to Figures 1,2,5,and 6) do the following:

1. It is recommended the signal wires be brought into the BDS3 from the bottom in order to keep them segregated from the power wires entering at the top of the unit. The wiring should be neatly dressed in order not to interfere with remounting the plastic front cover.
2. Unplug the 10 and 20 point terminal strips (97 and 210) from their connectors on the BDS3-Motor Control Board. (The board on the right-hand side) This will prevent over flexing the board when wiring up the connectors.
3. After removing the two terminal strips, wire them per the appropriate System Wiring Diagram. (Refer to Section 3.2)

4. Neatly dress the wire cable in a way that it will not interfere with securing the plastic front cover. Signal cables should be dressed separately. Not with the AC or power wiring.
5. Leave sufficient length in the wiring to allow the Motor Control Board to slide out enough to expose the small Compensation Board (Refer to Figures 5, 6, and 12). Insert the wired terminal strips back on to their connectors.

CAUTION: The motor thermostat is an AUTOMATIC RESETTING device and should be connected into a latched (LOCKED-OUT) power down type circuit.

CAUTION: The Motor Overload relay (customer furnished) is set to the AUTOMATIC MODE, should be used in a latched power down type circuit.

3.1 Grounding Scheme (Refer to the appropriate System Wiring Diagram)

It is important that the motor be grounded at the BDS3 motor terminal block as shown on the Wiring Diagram or at the main ground point. Connect shielded cables at one end only. Butt the other end.

3.2 Signal Inputs and Modes of Operation

The following descriptions are given to help the user decide what inputs and modes of operation to incorporate into the overall system and to identify the appropriate connecting points of connector 210. (Refer to Figures 5 and 6)

The Drive-Up contact closure (internally) is provided at Pins 1 and 2 and may be utilized one of two ways:

- 1) When jumper J3 is removed and J20 is installed on the ACS3-COMP1 Board, an internal contact will close when the Remote Inhibit circuit is closed (is pulled low) indicating to the "outside world" that the BDS3 is in the Drive-Up Mode. The internal contact will open when the Remote Inhibit input circuit is opened (goes high) indicating that the BDS3 is in the Inhibit Mode.

In the event that a fault occurs within the BDS3, as may be indicated by an illuminated red LED, the internal contact will remain open regardless of the state of the Remote Inhibit input circuit.

- 2) When J3 is installed on the ACS3-COMP1 Board, an O.K. to Enable function is introduced to the Drive-Up Mode of operation. When J20 is removed, J3 is installed, the Remote Inhibit circuit is open (is high), and

there are no fault LED's illuminated, the internal contact will remain closed indicating that the BDS3 is O.K. to enable. The Remote Inhibit circuit may then be pulled low to enable the BDS3. Otherwise, the internal contact will remain open indicating that the BDS3 is in a fault mode.

The Drive-Up contact is rated at 115VAC at 2 amps.

The Sum 1 and Sum 2 inputs, at Pins 4 and 5, are auxiliary inputs. These inputs are normally used in conjunction with various optional interfacing schemes; such as special situations requiring two BDS3 systems working together in an Antibrake or any one of several other types of Master-Slave applications.

The V Error (Velocity Error Signal) is brought out at Pin 6. This signal is the difference between the commanded speed and actual motor speed. The V Error output, like Sum 1 and Sum 2 above, is optional and generally needed when the BDS3 is used in master slave applications.

The Torque Hold mode allows the amplifier to be put into a low gain or torque mode by closing a contact or installing a jumper between either Sum 1 or Sum 2 and V Error.

The External Current Limit (when provided) may be utilized, when external control of motor torque is desired, by opening a contact between Pins 7 and 11 (D-common). Refer to the T.L. Sheet for reduced current limit value. Normal operation requires a contact closure or jumper between these two points.

The Remote Inhibit allows a means by which the BDS3 may be disabled without removing the main power. When a contact is closed between Pins 8 and 11 (D-common) the BDS3 will be put into the "Drive-Up" mode. Opening the contact will put the BDS3 into the "Inhibit" mode.

The A-Common points at Pin 9 and 10 are shield and signal commons. These points provide commons (returns) between external equipment (Numerical Controls etc.) and the BDS3.

The D-Common point at Pin 11 is utilized with the External Current Limit and Remote Inhibit modes of operation.

The I Offset, (an option) at Pin 13 is an input provided for injecting voltage levels into the BDS3 when used in antibrake and other special types of applications.

The Input Reference Signal (not to exceed ± 8 volts) is applied to the BDS3 at Pin 14 with respect to 15.

-12 Volts is available at Pin 17 and +12 Volts is available at Pin 20 and may be used as a signal source for manual and semi-automatic machines. (Maximum available current is 12 ma from each supply).

The I Mon Current Monitor signal may be observed at Pin 18. There is a direct relationship between this voltage and the actual motor currents. A D.C. voltmeter placed between Pins 18 and Pins 9 or 10 can serve as a means to monitor motor current.

The current scale factor at the Current Monitor test point above may be determined by the following chart:

BDS3 Continuous Current Rating (RMS/Phase)	Amps RMS/D.C. Volt (per phase)
12	2.625
20	4.375
30	6.625
40	8.75
55	12.031

The Tach Out at Pin 19 is a signal which represents speed. A D. C. voltmeter placed between Pin 19 and Pins 9 or 10 (calibrated in R.P.M.) can serve as a means by which speeds may be monitored. Refer to the T.L. sheet for the system, for the scale factor in volts/R.P.M. (8 volts = maximum rated motor speed)

4.0 PRELIMINARY CHECKS (Refer to the appropriate System Wiring Diagram)

Once the BDS3 system has been installed and wired in, follow the Preliminary Check-Out procedure to ensure proper operation before the Main Power is applied.

4.1 Checking the AC Input Voltage

Open the circuit breaker or remove the fuses in the secondary of the large 3-phase isolation transformer.

Apply power. With an AC voltmeter, check the 3-phase secondary line-to-line voltage. The voltage should be approximately 208 volts RMS $\pm 10\%$. Remove power. Close the circuit breaker or replace the fuses in the secondary of the large 3-phase isolation transformer.

4.2 Checking the PSR3 D. C. Output Voltage

DO NOT APPLY THE 115 VOLT AC. Apply power to the large 3-phase transformer only.

With a DC voltmeter, monitor the 300 volt DC bus bars at the bottom of the PSR3 and BDS3 units. The bus bar on the outside should be positive with respect to the inner bus bar.

The voltage from the PSR3 should be approximately +300 volts DC. $\pm 10\%$. Remove power.

4.3 Checking the Brushless Motor Phasing

If the motor stator is wired according to the system Wiring Diagram, the phase sequence will automatically be correct.

Remove the motors' 3-phase stator connector from the motor. Check continuity between the pins of the motor stator connector and the terminal block of the BDS3 unit; as identified by the System Wiring Diagram. Note the color code of the stator wires in the flying lead series.

4.4 Checking the Brush Tach Phasing (When Used)

With a DC voltmeter (on a sensitive VDC scale), monitor input connector 210-19 with respect to 210-9. Have an assistant rotate the motor shaft C.W. The voltmeter should read positive. (Pin R on the motor connector should connect to Connector 210-19). Pin 5 on the motor connector should connect to Connector 210-9).

4.5 Checking the Resolver Phasing

If the resolver is wired according to the System Wiring Diagram, the resolver phase sequence will automatically be correct. Remove the motors' system resolver connector at the motor. Remove connector 97 from the BDS3 unit. (Refer to Figures 5 and 6). Check continuity between pins of the resolver connector and pins of connector 97 at the BDS3 unit per the System Wiring Diagram.

5.0 CONNECTING THE INPUT SIGNAL SOURCE (N/C, C/N/C, ETC.)

CAUTION: INCORRECT SERVO TO POSITION LOOP PHASING CAN CAUSE LARGE EXCURSION OSCILLATIONS OR RUNAWAYS.

Appropriate precautions should be taken to stop the machine if necessary. Slides, etc. should be moved a reasonable distance away from hard stops or motor drive belt removed, etc., before applying power.

Apply power, enable the BDS3. Observe the action of the machine. If it is determined that the direction of rotation of the motor is reversed (slide moves in the wrong direction, etc.) do the following:

1. Remove all power. Remove the front cover from the BDS3.
2. Slide the Motor Control Board out and remove the small Compensation Board. (Refer to Figures 5, 6, and 12)
3. Notice the NON-INVERTING and INVERTING jumpers 10 and 11. Only one of the two will be installed. (Refer to Drawing C-81506-1)
4. Remove the jumper installed. Add the jumper presently missing.
4. Replace the Compensation Board. Slide the Motor Control Board back into the amplifier chassis.

6.0 ADJUSTMENTS

Remove power. Remove the front cover from the BDS3 chassis by removing the four no. 4 screws. The adjustment pots are located on the front edge of the boards. (Refer to Figures 5, 6, 7, 8, 9, and 10)

6.1 ZERO Adjustment

For N/C or C/N/C machines:

If the "Following Error" is displayed by way of read-out, simply adjust the Zero Pot 30 (located on the Compensation Board) for zero "Following Error" at zero speed.

Optional: Monitor "INPUT HI" with respect to "INPUT LO" at 14 and 15 (screw heads of terminal strip 151) with a DC voltmeter. Command zero speed from the N/C or C/N/C. Adjust the Zero Pot 30 for zero volts.

For Manually Operated Machines:

With the input signal at zero volts, simply adjust Pot 30 for zero speed.

6.2 SPEED SCALE FACTOR Adjustment (With N/C or C/N/C)

If the "Following Error" is displayed by way of read-out, command an appropriate speed (preferably a slow feed rate) and adjust Pot 31 (located on the ACS3-COMPl Board) for the proper amount of "Following Error".

6.3 SPEED SCALE FACTOR Adjustment (Manually Operated Machines)

Turn the Speed Scale Factor Pot (31) fully CCW. Apply input signal level which equals desired motor speed in R.P.M.

Adjust Pot 31 CW until motor obtains desired speed in R.P.M. (Normally done with a manual input signal level).

6.4 GAIN Adjustment

In many cases, Pot 32 (located on the Compensation Board) will not need to be adjusted. However, if necessary, the Gain Pot can be used to improve the dynamic response of the servo loop. To increase the "AC Gain", monitor the internal "tach" signal at Terminal Strip 210-19 with respect to 210-9 with an oscilloscope. Turn Pot 32 fully CCW. Apply a step input command signal while accelerating and decelerating the motor at approximately 25% of maximum speed. Adjust the Gain Pot 32 CW and notice the tach signal response. Watch for indication of instability in the tach waveform. Turn Pot 32 CCW until the tendency to go unstable diminishes.

CAUTION: INCREASING THE GAIN TOO MUCH MAY CAUSE THE SYSTEM TO GO UNSTABLE.

6.5 RESOLVER EXCITATION Adjustment

If the resolver lead lengths are in excess of 100 ft., the Resolver Excitation Voltage adjustment may have to be adjusted. To make this adjustment, refer to Figures 5, 6, and 11. Do the following:

- (1) Inhibit the BDS3.

With an oscilloscope, monitor the sine functions at the resolver connector 97, terminal 1, with respect to 2.

This signal will peak twice in one mechanical revolution of the motor.

- (2) Have an assistant rotate the motor shaft manually until a maximum peak voltage is obtained. Adjust Pot 24 for 2.8 Volts Peak as shown below:

6.6. HALL EFFECT CURRENT SENSOR ZERO Adjustments

WARNING: DO NOT ADJUST THE CURRENT FEEDBACK GAIN POTS ON THE BASE DRIVE BOARD. POTS 50 AND 55 ARE FACTORY SET AND SEALED ADJUSTMENTS ONLY. IF ONE OF THESE SEALS IS EVER BROKEN, RETURN THE COMPLETE BDS3 AMPLIFIER TO THE FACTORY FOR ALIGNMENT.

Inhibit the BDS3. With a D.C. voltmeter, monitor TP386 on the motor control board with respect to TP350 (Common). Adjust Pot 54 on the base drive board for 0 volts ± 10 mv. Monitor TP348 on the motor control board with respect to TP350 (Common). Adjust Pot 49 on the base drive board for 0 volts ± 10 mv.

6.7 REGEN LEVEL Adjustment (Refer to Figures 9 and 10)

Inhibit the BDS3. For BDS3-208 Volt Amplifiers:

With a D.C. voltmeter, monitor TP22 on the Regen Board (BDS3-REG 1) within the PSR3 unit. Adjust Pot 17 for 8.20 volts.

For BDS3-230 Volt Amplifiers With a D.C. voltmeter, monitor TP22 on the Regen Board (BDS3-REG 1) within the PSR3 unit. Adjust Pot 17 for 7.40 volts.

6.8 OVERVOLTS Adjustment (Refer to Figures 9 and 10)

Inhibit the BDS3. For BDS3-208 Volt Amplifiers:

With a D.C. voltmeter, monitor TP20 on the Regen Board (BDS3-REG 1) within the PSR3 unit. Adjust Pot 19 for 6.15 volts.

For BDS3-230 Volt Amplifiers: With a D.C. voltmeter, monitor TP20 on the Regen Board (BDS3-REG 1) within the PSR3 unit. Adjust Pot 19 for 5.68 volts.

6.9 BDS3 SYSTEM RESOLVER ZERO

The BDS3 System Resolver Zero has been factory set and secured. The following procedure is given only in the event the resolver becomes misaligned during motor repair, etc. (Refer to Figures 15, 16, 17, and Page 36).

PLEASE USE CAUTION

- 1 Remove Power
- 2 Place a jumper between TP95 and TP96 on the ACS3-MC2 Control Board.
- 3 Place a jumper between Connector 210-4 and 6.

- 4 Disconnect the A phase motor lead from the amplifier.
- 5 Connect a digital DC voltmeter to TP219, with respect to common (TP348).
- 6 Remove the screws which hold the end plate to the rear end bell of the motor. Remove the end plate. The shaft mounted frameless resolver should be in sight.
- 7 The frameless resolver rotor is slid forward onto the motor shaft and secured by a large lock nut. This part of the resolver need not be disturbed unless it is to secure the lock nut. It does not matter where the resolver rotor is in respect to the motor shaft, just as long as it remains secure.
- 8 Apply power, but inhibit the BDS3 by opening the circuit at connector 210-8. Rotate the motor shaft C.W. by hand until the zeroing LED (Refer to Section 7.2 point 3) is on continuously.
- 9 Enable the BDS3 by closing the circuit at connector 210-8. Input a reference voltage until the DVM (connected to TP219) reads $-1.5 \pm 100\text{mv}$. The motor should be locked into one of the three low torque points located 120 mechanical degrees apart, around the motor stator. The ZEROING LED should still be on continuously (not blinking). If the LED remains illuminated continuously, no further action is necessary. The system resolver is correctly set. Remove jumpers, DVM, and reconnect the motor lead. If blinking, please proceed.
- 10 If the LED is blinking and the motor does not have an application resolver (Refer to Figures 15 and 16), continue to Step 11. If the motor also has an application resolver (Refer to Figure 17, continue to Step 11, but keep in mind; this procedure is for the SYSTEM RESOLVER, not the APPLICATION RESOLVER.
- 11 Loosen, but do not remove the two servo clamp screws holding the resolver stator secure and continue from Step 9, above. Rotate the resolver stator (outside portion). As the zero position is approached, the LED should blink increasingly faster. If this cannot be achieved, rotate the motor shaft to another one of the three "locked" positions (approximately 120 mechanical degrees) from where the motor shaft is at present. The LED should blink. Once again, adjust the resolver stator for a steady illuminated LED. Tighten the two servo clamp screws to secure the resolver stator.

Remove power. Remove the jumper between TP95 and TP96 on the Motor Control Board.

Remove the jumper between Connector 210-4 and 6.

Reconnect the A phase motor lead to the BDS3.

Remove the DVM.

7.0 PSR3 POWER SUPPLY MODULE

PSR3 is available in three current ratings: 25, 50, and 75 amps. Each PSR3 incorporates control circuitry, that limits the D.C. bus voltage to a safe level during periods of regeneration. All units have this resistor internal to the module. (Refer to model breakdown scheme in the front of manual and Figures 9 and 10). For those units that require an external regen power resistor, IT MUST BE INSURED THAT ITS INSTALLATION IS NOT CLOSE TO ANY FLAMMABLE MATERIALS.

PSR3-208-25

This model is available with an internal regen power resistor of 15 ohms, fused for 10 amps. There is no option for an external power resistor. (Refer to Drawing C-81543)

PSR3-208/50

This model is available with an internal regen power resistor of 7.5 ohms, (two 15 ohm res. in parallel) fused for 15 amps. There is an option for an external power resistor of 4.5 ohms, fused with 30 amps. (Refer to Drawing C-81543)

PSR3-208/75

This model is available with only an external regen power resistor. Protection for this circuit is accomplished by an internal thermal overload relay. THE CONTACT FROM THIS RELAY MUST BE WIRED IN SUCH A MANNER THAT THE THREE PHASE POWER TO THE PSR3 IS REMOVED IF AN OVERLOAD IS DETECTED. (Refer to the appropriate System Wiring Diagram and Drawing C-82182)

8.0 TROUBLESHOOTING HINTS

The BDS3 and PSR3 are designed to promote minimum down time situations. Due to the smaller package size, these units are to be replaced if they cease to function properly. Therefore, the best defense against down time is to keep on hand one or more complete spare BDS3 and PSR3 units. Since the BDS3 units are downward compatible (units of larger capacity may be used to replace units of smaller capacity), they are directly interchangeable provided:

1. The package dimensions are accommodating.
2. The Motor Control Card contains the proper microprocessor unit, per the TL Sheet.

3. The Compensation (Personality) Card is matched with the motor.

Some recommended equipment for troubleshooting the BDS3 and PSR3:

- (1) Adjustable signal source 0-+8V DC (small 9V DC battery with input reversing switch will do).
- (2) Dual trace oscilloscope
- (3) D.C. voltmeter

Before beginning the troubleshooting process, consider the following points:

- I. There are five (5) distinct areas within which a fault may occur:

1. External Interface

- (1) circuitry external to, but connecting to, the BDS3 and PSR3.

2. BDS3 Control Stage (Refer to Figures 5, 6, 11, and 12).

- (1) ACS3-MC2, Motor Control Board, containing the following:

- a. ACS3-Comp 1 (Compensation) Board
(Refer to TL Sheet)
- b. OPT1, OPT2, OPT3, OPT4, OPT5, etc. (Refer to Figures 13, 14, 15 and 16).
OPT1 not shown in Figures)
- c. Microprocessor Unit (Refer to TL Sheet)
- d. R/D Converter Unit

3. BDS3 Power Stage (Refer to Figures 7 and 8)

- (1) Heat Sink, containing the following:

- a. BDS3-BD1, Base Drive Board- Control Power Supplies
- b. Fuse (115vac, 1 1/2 amp MDL) refer to parts list
- c. Power Transistor Paks
- d. Thermostat

4. PSR3 Control Stage (Refer to Figures 9 and 10)

- (1) BDS3-Reg 1, Regeneration Board

5. PSR3 Power Stage (Refer to Figures 9 and 10)

(1) Heat Sink, containing the following:

- a. Power Transistor (Regeneration)
- b. Resistive Load (Regeneration on Chassis)
- c. Rectifier Paks (Main D.C. Bus)
- d. Large Filter Capacitors (Main D.C. Bus)
- e. Fuse 1 1/2 amp AGC (115V AC on Chassis)

Refer to parts list

f. Fuse according to the following:

PSR3-208/25-XX-005=10 amp

PSR3-208/50-XX-003=30 amp

With external regen resistor.

PSR3-208/50-XX-002=15 amp

With internal regen resistor

(Regeneration fuse, on chassis)

Refer to Parts List

PSR3/75-XX-Overload relay with proper
heater element (Refer to PSR3

MODEL NUMBER SYSTEM in front of Manual)

II. There are only two basic fault characteristics to be considered:

1. The motor exhibits very low torque or is totally inoperative.
2. The motor is erratic or exhibits an improper mode of operation.

8.1 The Motor Exhibits Very Low Torque or is Totally Inoperative

Prerequisites for motor movement:

- 1) All power must be present.
- 2) The BDS3 must be in the enable mode, as indicated by the Bar Graph DRIVE UP LED. (Refer to Figure 1)
- 3) A command signal (other than zero) must be present at the input of the BDS3.
- 4) The BDS3 and PSR3 must be wired correctly, per the appropriate System Wiring Diagram. Also, check the External Current Limit input circuit and confirm that it is pulled low (tied to common). If this input is not tied to common, the motor torque will be restricted to approximately one third of its peak rating. Refer to Section 3.2
- 5) Fault circuits must not be activated. Fault modes are identified by diagnostic bar-graph indicators. (Refer to Figure 1 and Section 7.2)

Five of the 10 LED INDICATORS are latched fault modes. To reset any of the faults identified as a latched condition, by Section 7.2, simply remove the power, wait 60 seconds, then reapply it.

8.2 LED Status, Diagnostics Bar Graph

1. BUS FAULT (RED)

- (a) The Main Bus should be 300V DC $\pm 10\%$ for BDS3-208 and 325V DC $\pm 10\%$ for BDS3-230 units.

The LED will become illuminated if the Main D.C. Bus rises above 415V. The BDS3 will become latched in the inhibit mode. (May happen if the PSR3 unit does not have a BDS3-Reg 1 Board or if this board malfunctions) (Refer to Figures 9 and 10).

- (b) This LED will also become illuminated if the Main Bus is insufficient or absent. See Figures 3 and 4.

- (c) This LED will also become illuminated if the Regen Fuse blows. Usually means the Regeneration load resistor bank is insufficient.

This resistor load is utilized with a shunt regulator power transistor switch and BDS3-Reg 1 Board located within the PSR3 unit. The circuit is used to prevent the Main Bus from being "pumped up" during deceleration periods by overhauling motor loads. (Refer to Figures 9, 10, and Drawing C-82260)

2. OVERSPEED (RED)

In the event the motor obtains an excessive speed, the OVERSPEED fault circuit will activate, latch the BDS3 in the inhibit mode, and the LED will become illuminated.

3. ZEROING (YELLOW)

This LED is not a fault indicator but, is used to help set the BDS3 system resolver zero point. (Refer to Section 6.9-8)

4. REMOTE INHIBIT (YELLOW)

This LED is not a fault indicator. When the LED is illuminated, it simply means the BDS3 is in the inhibit mode. This LED will always take the opposite state to that of the DRIVE UP LED when J20 is installed on the ACS3-COMP1 Board.

5. DIRECTION (GREEN)

This LED is not a fault indicator. It indicates direction of rotation of the motor shaft. It will be illuminated to indicate C.W., extinguished to indicate C.C.W.

6. DRIVE UP (GREEN)

This LED is not a fault indicator. When the LED is illuminated, it simply means the BDS3 is in the enable mode. The LED will always take the opposite state to that of the REMOTE INHIBIT LED when J20 is installed on the ACS3-COMP1 Board. There will be no motor movement until this LED becomes illuminated.

7. FOLDBACK (YELLOW)

When the LED becomes illuminated, it is an indication that the motor peak current is remaining at a high level too long or the duty cycle is too severe. In either case, the peak current will be reduced automatically to the continuous current rating of the BDS3 until the load demand is removed.

8. POWER LOSS (YELLOW)

When the LED becomes illuminated, it is an indication that the +5 volt logic supply is not functioning properly, usually because the 115V AC has been momentarily interrupted. In this event, the BDS3 will become latched in the inhibit mode.

9. OVERTEMP (RED)

In the event the transistor power stage overheats a thermostat (mounted on the power stage heat sink) will open, the LED will become illuminated, and the BDS3 will become latched in the inhibit mode. (Refer to Figures 7 and 8)

10. OVERCURRENT (RED)

When this LED becomes illuminated, it indicates an overcurrent condition usually due to a shorted load (motor) or a shorted power transistor (BDS3). The BDS3 will become latched in the inhibit mode. If this LED becomes illuminated, remove the power and disconnect the motor. Reapply power. If the BDS3 comes up without this LED becoming illuminated, suspect a faulty motor. If the BDS3 comes up with the LED illuminated, suspect a faulty BDS3 power stage.

8.3 The Motor is Erratic or Exhibits an Improper Mode of Operation

Prerequisites for proper motor operation:

- 1) Proper grounding scheme. The motor ground wire should be grounded as shown by the appropriate System Wiring Diagram or grounded to the main ground point.
- 2) Motor armature leads must not be run in conduit or wire ducts with any signal carrying conductors.
- 3) The resolver leads and motor armature leads must be wired according to the appropriate System Wiring Diagram.
- 4) The tachometer leads (when used) must be connected so that a clock-wise turn of the motor shaft will produce a positive voltage at Connector 210-19 with respect to 210-9.
- 5) The motor system resolver must be set at its zero point. (Refer to Section 6.9)
- 6) The motor should be loaded; otherwise, the system may become unstable.

9.0 OPTION BOARDS

Option boards are brought into existence from time to time to satisfy specific needs and to add versatility to the product.

9.1 ACS3-OPT2

The ACS3-OPT2 is an encoder board. The main function of this board is to convert the binary (motor shaft) position information from the R/D converter (mounted on the ACS3-MC2 Board) into an encoder output format. An L.E.D. display of the signals is provided. (Refer to Drawing C-81991-1 and Figure 13)

Each BDS3 Amplifier has a R/D (Resolver to Digital) converter mounted on its ACS3-MC2 Board. The R/D may be a 10, 12, or 14 Bit unit. The ACS3-MC2 Board works in conjunction with the R/D to generate the Encoder output lines. The Standard 100, 101, 200, 201, and 202 Series BDS3 Amplifiers have 12 Bit R/D units. Refer to the Model Number Scheme in the front of the manual to determine what R/D your BDS3 amplifier may have.

Also, there are two types of R/D units currently in use; the Open Housed unit and the Encapsulated unit. Refer to Chart 1 for information concerning restrictions in motor speed in RPM for the two different types of R/D units. All jumpers and switches on the OPT2 Board have been previously set at the factory.

The ACS3-OPT2 Board in conjunction with the R/D unit generates two line quadrature channels of information with a third channel of marker pulses. The two line quadrature channel options are as follows:

1. With a 10-Bit R/D unit (mounted on the ACS3-MC2 Board) the ACS3-OPT2 converts 10 bits of R/D (Resolver to Digital) information into two 256 line quadrature channels.
2. With a 12-Bit R/D (configured as an 11-Bit unit) the ACS3-OPT2 converts 11 bits of R/D information into two 512 line quadrature channels.
3. With a 12-Bit R/D (Standard) the ACS3-OPT2 converts 12 bits of R/D information into two 1024 line quadrature channels.
4. With a 14-Bit R/D (configured as a 13-Bit unit) the ACS3-OPT2 converts 13 bits of R/D information into two 2048 line quadrature channels.
5. With a 14-Bit R/D the ACS3-OPT2 converts 14 bits of R/D information into two 4096 line quadrature channels.

If you have ordered the ACS3-OPT2 Board option as a separate item to add to your BDS3 amplifier, please refer to Chart 1 for information concerning the ACS3-OPT2 jumper and switch configurations.

The feedback signal from the motor is an absolute value analog signal that represents the RMS phase current to the motor. The signal after entering the ACS3-OPT6 Board is normally scaled for +8.0 volts and represents the maximum RMS amplifier phase current at TP-40. However, this signal may be scaled over a limited range for an external load meter. To scale this signal for an external load meter, connect a DVM to TP-40. Adjust Pot 39, Load Meter Scaling for the desired value in amps/volt.

9.4.7 RAMP ADJUSTMENT

The Ramp circuit alters the speed reference signal. For a step input reference voltage, adjust Pot 71 fully counter clockwise for command signals of 1.525 seconds per volt or fully clockwise for 0.025 seconds per volt ramps. The adjustment range is linear between the extremes.

10.0 SPARE PARTS LIST

The BDS3 and PSR3 are designed to promote minimum down time situations. Their design features promote change out if they cease to function properly. Therefore, the best defense against down time is to keep on hand one or more complete spare BDS3 and PSR3 units.

BDS3

<u>Description</u>	<u>I.D. Model Number</u>
Motor Control Board	BDS3-MC1 (Discontinued)
Motor Control Board	ACS3-MC2 (Must have ACS3-MC2 micro to replace with BDS3-MC1)
F65	1 1/2A. Slo-Blo 3AE 250V
Microprocessor	Refer to TL Sheet for System
R/D Converter	A-80994-002
Compensation (Personality) Board	ACS3-Comp 1
Encoder Option Board (When Used)	ACS3-OPT2
Thermostat	A-80078

BDS3-208/12

Base Drive Board	BDS3-BD1-12
Power Stage Transistor 50A/450V	A-80121

BDS3-208/20

Base Drive Board	BDS3-BD1-20
Power Stage Transistor 75A/450V	A-79957

BDS3-208/30

Base Drive Board	BDS3-BD1-30
Power Stage Transistor 100A/450V	A-80641

BDS3-208/40

Base Drive Board	BDS3-BD1-40
Power Stage Transistor 150A/450V	A-80504

BDS3-208/55


Base Drive Board	BDS3-BD1-55
Power Stage Transistor 150A/550V	A-81707

PSR3


Regeneration Board	BDS3-REG 1
Regeneration Resistor Load (Internal) 15 ohm 280W	A-81162
Regeneration Fuse	**
Regeneration Power Transistor Module 100 amp.	A-81080
F54 5 amp/250V	A-78896-013

** PSR3-208/25-XX-005	10 amp	A-79787-001
PSR3-208/50-XX-002	15 amp	A-79787-002
PSR3-208/50-XX-003	30 amp	A-79787-005
PSR3-208/75-XX-XXX (Overload relay/heater)		Refer to PSR3 MODEL NUMBER SYSTEM in front of Manual


"LEXAN"
FRONT COVER




BDS3 - 12/20/30/40 AMP AND PSR3 - 25/50 AMP
(FRONT VIEW)
FIGURE 1




BDS3 - 55 AMP AND PSR3 - 75 AMP
 (FRONT VIEW)
 FIGURE 2




BDS3 - 12/20/30/40 AMP AND PSR3 - 25/50 AMP
 (BOTTOM VIEW)
 FIGURE 3




BDS3 - 55 AMP AND PSR3 - 75 AMP
 (BOTTOM VIEW)
 FIGURE 4




BDS3 - 12/20/30/40 AMP (RIGHT SIDE)
 SHOWING ACS3 - MC2
 MOTOR CONTROL BOARD
 FIGURE 5




BDS3 - 55 AMP (RIGHT SIDE)
 SHOWING ACS3 - MC2
 MOTOR CONTROL BOARD
 FIGURE 6




BDS3 - 12/20/30/40 AMP (LEFT SIDE)
 SHOWING POWER STAGE WITH
 BASE DRIVE BOARD
 BDS3 - BD1
 FIGURE 7




BDS3 - 55 AMP (LEFT SIDE)
 SHOWING POWER STAGE WITH
 BASE DRIVE BOARD
 BDS3 - BD1
 FIGURE 8




PSR3 - 25/50 AMP
 POWER SUPPLY
 (LEFT SIDE)
 FIGURE 9



PSR3 - 75 AMP
 POWER SUPPLY
 (LEFT SIDE)
 FIGURE 10




ACS3 - MC2
 MOTOR CONTROL BOARD
 FIGURE 11





NOTES:

- 1) ALLOW 1/16" (0.59) BETWEEN MODULES.
- 2) WEIGHT APPROX. 18 LBS.
- 3) DIMENSIONS IN INCHES

SECTION A-A



		PROJECT: 81027 DATE: 8/13/53
DRAWING NO.: 81027-01		SHEET NO.: 1
TITLE: OUTLINE & DIMENSION BDS3/VFS3/ACS3-01		SCALE: C
DESIGNED BY: ...	CHECKED BY: ...	APPROVED BY: ...
DATE: 8/13/53	PROJECT: 81027	SHEET: 1




LEAVE 10" (254) CLEARANCE BELOW MODULE

NOTES

- 1 ALLOW 1/16" (1.59) BETWEEN MODULES
- 2 WEIGHT APPROX 21 LBS.
- 3 DIMENSIONS : INCHES (MM)


K&C INDUSTRIAL BATTERIES DIVISION		RADDUNG VORWA	
OUTLINE & DIMENSION			
PSR 3 - (1)			
C		81056	



THIS DRAWING IS CAD GENERATED

REV	DATE	BY	CHKD	APP'D
1				
2				
3				

INDUSTRIAL DRIVES
 A Division of
ACS3000
 C-815061



C-81506-1


41

THIS DRAWING IS CAD GENERATED

REV	NO	DATE	BY	CHKD	APPV
1					
2	1				
3	2				

INDUSTRIAL DRIVES
ACS3-C01
 C-81506-1

PROPRIETARY INFORMATION
 INDUSTRIAL DRIVES DRIVE
 AND CONTROL SYSTEMS



SEE PAGE 2 FOR CORRECT VALUE

RES. OR EQUIV.	COMPONENT NO.	DESC. OR EQUIV.	COMPONENT NO.	DESC. OR EQUIV.	COMPONENT NO.	DESC. OR EQUIV.	COMPONENT NO.
1U4155	57, 58, 75, 77, 85, 89, 91, 93	MK150	152, 153, 158, 161, 164, 167	11P125	166, 168, 180, 182, 184, 186	14PL 2200	72, 78, 80, 86, 88, 94
1U5820	170, 172, 174, 176, 178, 180	MJE-200	139, 140, 141, 142, 143, 144	ET20L OR MJE1604	145, 146, 147, 148, 149, 150		
						DESC. OR EQUIV.	COMPONENT NO.


PROPRIETARY INFORMATION
INDUSTRIAL DRIVES DIVISION
MULLMORGEN CORPORATION

2	10/20	1/2	21
3	10/20	1/2	22
4	10/20	1/2	23
5	10/20	1/2	24
6	10/20	1/2	25
7	10/20	1/2	26

INDUSTRIAL DRIVES DIVISION
MULLMORGEN CORPORATION
PO BOX 1000
RADFORD, VA


SCHEMATIC
BDS3-BD1

INDUSTRIAL DRIVES DIVISION
MULLMORGEN CORPORATION
C-11030-1 7



THIS DRAWING IS CAD GENERATED

10 INDUSTRIAL DRIVER
 REV: 01
 DATE: 11/11/15
 DESIGNED BY: [Name]
 CHECKED BY: [Name]
 D-82351



NOTES:
 1. COMPONENTS IN DOTTED LINES ARE ON
 ACSS-COMPL BOARD. E.I. 
 * NOT USED UNLESS CALLED FOR ON T.L.

THIS DRAWING IS CIO GENERATED

REV	DATE	BY	CHKD	APPV

INDUSTRIAL DRIVES

SCHEMATIC DIAGRAM FOR
 ACSS-COMPL BOARD

0-22111-117

NOTE: ACW AND DCW ARE TIED TOGETHER AT THE BASE DRIVE

INDUSTRIAL DRIVES
 TEST LIMITS AND MODIFICATION DATA
 BDS3-208/20

TL BDS3-208/20-3105A2
 ISSUE 2 SH 1 OP 3
 WRITTEN BY L. LESTER 12/3/86
 APPROVED BY [Signature]

MOTOR DATA:

MODEL	<u>BR-3105A</u>	
RATED SPEED	<u>1450</u>	RPM
RATED TORQUE	<u>9.5</u>	LB.FT
RATED CURRENT	<u>6.5</u>	AMPS RMS/PHASE
ROTOR INERTIA	<u>.00233</u>	lb.ft.sec ²
LOAD INERTIA	<u>0 - .012</u>	lb.ft.sec ²

AMPLIFIER DATA:

CURRENT LIMIT SET FOR 35 AMPS RMS/PHASE (42 - 52 A. PK.)
 EXTERNAL CURRENT LIMIT SET FOR 20 AMPS RMS/PHASE (26 - 30A. PK.)
 OVERSPEED SET FOR 1875 RPM
 TACH SCALED FOR 1800 RPM @ +8 VOLTS
 PWM FREQ. 4 KHZ
 CURRENT MONITOR SET FOR 8V @ 35 AMPS RMS/PHASE (42 - 52A. PK.)
 4.6V @ 20 AMPS RMS/PHASE (23 - 30A. PK.)

AMPLIFIER COMPENSATION: ACS3-COMP1

CURRENT LOOP COMP.

FEEDBACK	R47, R49, R54	<u>30.1K</u> ✓			
A PHASE:	R50	<u>2.7M5%</u> ✓	R53	<u>499K</u> ✓	C52 <u>330pf</u> C49A <u>100pf</u> *
B PHASE:	R48	<u>2.7M5%</u> ✓	R16	<u>499K</u> ✓	C45 <u>330pf</u> C47A <u>100pf</u> *
C PHASE:	R42	<u>2.7M5%</u> ✓	R43	<u>499K</u> ✓	C46 <u>330pf</u> C42A <u>100pf</u> *

*SEE SPECIAL INSTRUCTIONS

VELOCITY LOOP COMP:

TACH INPUT SELECTION:	J8	<u>IN</u>			
TACH SCALING:	R18	<u>2.74K</u> ✓	R19	<u>18.2K</u> ✓	
REFERENCE INPUT POLARITY:	J10	<u>IN</u> ✓	J11	<u>OPEN</u> ✓	
SUM 1 INPUT:	R37	<u>15K</u> ✓	SUM 2 INPUT:	R23 <u>20K</u> ✓	
REFERENCE INPUT:	R58	<u>15K</u> ✓			
ADJUST SCALE FACTOR POT:	P31	FOR <u>-0-</u> ✓	OHMS BETWEEN 17-6 AND WIPER OF POT.		
SUM STAGE:	R38	<u>20K</u> ✓	R57	<u>OPEN</u>	C36 <u>OPEN</u>
	R5	<u>20K</u> ✓	R6	<u>OPEN</u>	C4 <u>OPEN</u> ✓
PROPORTIONAL STAGE:	R22	<u>82.5K</u> ✓	R56	<u>OPEN</u> ✓	J21 <u>IN</u> ✓
			C51	<u>0.1mf</u> ✓	

NOTE: ALL RESISTORS 1/8W, 1% AND CAPS 5% UNLESS OTHERWISE SPECIFIED. 1/4W, 1% MAY BE SUBSTITUTED IF 1/8W, 1% NOT AVAILABLE.

ECN: (2) 81917 12/3/86 LDL:

INDUSTRIAL DRIVES
 TEST LIMITS AND MODIFICATION DATA
 BDS3-208/20

TL BDS3-208/20-3105A2
 ISSUE 2 SH 2 OF 3

GAIN STAGE:	✓	R15	<u>511 OHMS</u> ✓		
ADJUST GAIN POT P32 FOR			<u>2.5K</u> ✓	OHMS BETWEEN 35-2 & 35-3.	
DERIVATIVE STAGE:		R59	<u>22.1K</u> ✓	J9	<u>IN</u> ✓
		R60	<u>150K</u> ✓	C28	<u>220pf</u> ✓
				R24	<u>20K</u> ✓
LOW PASS FILTER:		C25	<u>.015mf</u> ✓	C26	<u>.015mf</u> ✓
DRIVE UP OPTION:		J3	<u>OPEN</u> ✓	J20	<u>IN</u> ✓
EXTERNAL CURRENT LIMIT:		R2	<u>6.49K</u> ✓		
OVERSPEED:		R40	<u>3.74K</u> ✓		
SPEED SCALING:		R14	<u>6.81K</u> ✓		
VELOCITY ERROR SCALING:		R7	<u>ZERO OHMS</u> ✓		
PWM FREQUENCY:		R41	<u>75K</u> ✓		
TRIANGLE WAVE REDUCTION:		R44	<u>OPEN</u> ✓		
I OFFSET:		R12	<u>10K</u> ✓		
OPT. INHIBIT:		J13	<u>IN</u> ✓		
BIAS:		R39	<u>OPEN</u> ✓		
FOLDBACK:		R17A	<u>OPEN</u> ✓	R17B	<u>5.62K</u> ✓

BDS3-MC1 COMPENSATION VALUES:

MICROPROCESSOR, IC54, PROGRAM A79776-18 -LATEST REVISION

ACS3-MC2 COMPENSATION VALUES:

MICROPROCESSOR, IC101, PROGRAM A79776-26-LATEST REVISION

TEMPERATURE COMPENSATION	R9	<u>OPEN</u>	J8	<u>2 - 3</u> ✓
OPTIONAL TACH SELECT	J25A	<u>2 - 3</u> ✓		
CLOCK FREQUENCY	J124	<u>2 - 3</u> ✓		
ACS OR BDS	J205	<u>1 - 2</u> ✓		
FILTER:	J408	<u>IN</u> ✓	J398	<u>OUT</u> ✓
	J399	<u>OUT</u> ✓	J400	<u>OUT</u> ✓

INDUSTRIAL DRIVES
TEST LIMITS AND MODIFICATION DATA
BDS3-208/20


TL BDS3-208/20-3105A2
ISSUE 2 SH 3 OF 3

SPECIAL INSTRUCTIONS AND COMMENTS:

*WHEN ACS3-COMP1; REV. 2 BOARDS ARE USED, C49A, C47A & C43A WILL BE INSTALLED IN PARALLEL WITH R42, R48, & R50.

ACCEL/DECEL
@ 1800 RPM

LOAD INERTIA
0.00233 LB.FT.SEC²
20 A/DIV.



Stamp ACS3-COMP1 Card, in box provided, with amplifier current rating and motor compensation.

Example: 20-3105A2-2

INDUSTRIAL DRIVES
TEST LIMITS AND MODIFICATION DATA

TL BDS3-208/12-2102A22
ISSUE 1 SH 1 OF 3
WRITTEN BY L. LESTER 12/15/86
APPROVED BY [Signature]

MOTOR DATA:

MODEL	<u>BR-2102A</u>	
RATED SPEED	<u>6260</u>	RPM
RATED TORQUE	<u>2.6</u>	LB.FT
RATED CURRENT	<u>4.2</u>	AMPS RMS/PHASE
ROTOR INERTIA	<u>0.000236</u>	lb.ft.sec ²
LOAD INERTIA	<u>0.10</u>	lb.ft.sec ²

AMPLIFIER DATA:

CURRENT LIMIT SET FOR 21 AMPS RMS/PHASE (28 - 32 A. PK.)
EXTERNAL CURRENT LIMIT SET FOR 12 AMPS RMS/PHASE (16 - 18A. PK.)
OVERSPEED SET FOR 560 RPM
TACH SCALED FOR 500 RPM @ +8 VOLTS
PWM FREQ. 4 KHZ
CURRENT MONITOR SET FOR 8V @ 21 AMPS RMS/PHASE (28 - 32 A. PK.)
4.6V @ 12 AMPS RMS/PHASE (16 - 18 A. PK.)

AMPLIFIER COMPENSATION: ACS3-COMP1

CURRENT LOOP COMP.

FEEDBACK R47, R49, R54 30.1K

A PHASE:	R50 <u>2.7M, 5%</u>	R53 <u>332K</u>	C52 <u>4700pf</u>	C49A <u>100pf *</u>
B PHASE:	R48 <u>2.7M, 5%</u>	R16 <u>332K</u>	C45 <u>4700pf</u>	C47A <u>100pf *</u>
C PHASE:	R42 <u>2.7M, 5%</u>	R43 <u>332K</u>	C46 <u>4700pf</u>	C42A <u>100pf *</u>

*SEE SPECIAL INSTRUCTIONS

VELOCITY LOOP COMP:

TACH INPUT SELECTION:	J8 <u>IN</u>		
TACH SCALING:	R18 <u>249 OHMS</u>	R19 <u>OPEN</u>	
REFERENCE INPUT POLARITY:	J10 <u>IN</u>	J11 <u>OUT</u>	
SUM 1 INPUT:	R37 <u>15K</u>	SUM 2 INPUT:	R23 <u>20K</u>
REFERENCE INPUT:	R58 <u>15K</u>		
ADJUST SCALE FACTOR POT:	P31 FOR <u>ZERO</u>	OHMS BETWEEN	17-6 AND
	WIPER OF POT.		
SUM STAGE:	R38 <u>20K</u>	R57 <u>OPEN</u>	C36 <u>OPEN</u>
	R5 <u>20K</u>	R6 <u>OPEN</u>	C4 <u>OPEN</u>
PROPORTIONAL STAGE:	R22 <u>475K</u>	R56 <u>OPEN</u>	J21 <u>IN</u>
		C51 <u>0.1 mf</u>	

NOTE: ALL RESISTORS 1/8W, 1% AND CAPS 5% UNLESS OTHERWISE SPECIFIED. 1/4W, 1% MAY BE SUBSTITUTED IF 1/8W, 1% IS NOT AVAILABLE.

ECN: _____

INDUSTRIAL DRIVES
TEST LIMITS AND MODIFICATION DATA

TL BDS3-208/12-2102A22
ISSUE 1 SH 2 OF 3

GAIN STAGE: R15 511 OHMS
ADJUST GAIN POT P32 FOR 2.5K OHMS BETWEEN 35-2 & 35-3.

DERIVATIVE STAGE: R59 22.1K J9 IN R24 20K
R60 1.5 MEG C28 560pf

LOW PASS FILTER: C25 0.068mf C26 0.068mf

DRIVE UP OPTION: J3 OUT J20 IN

EXTERNAL CURRENT LIMIT: R2 6.49K

OVERSPEED: R40 3.32K

|SPEED| SCALING: R14 182 OHMS

|VELOCITY ERROR| SCALING: R7 1.0K

PWM FREQUENCY: R41 75K

TRIANGLE WAVE REDUCTION: R44 OPEN

I OFFSET: R12 10K

OPT. INHIBIT: J13 IN

BIAS: R39 OPEN

FOLDBACK: R17A OPEN R17B 13K

BDS3-MC1 COMPENSATION VALUES:

MICROPROCESSOR, IC54, PROGRAM A79776- 15 LATEST REVISION

ACS3-MC2 COMPENSATION VALUES:

MICROPROCESSOR, IC101, PROGRAM A79776- 24 LATEST REVISION

TEMPERATURE COMPENSATION R9 OPEN J8 2 - 3

OPTIONAL TACH SELECT J25A 2 - 3

CLOCK FREQUENCY J124 2 - 3

ACS OR BDS J205 1 - 2

FILTER: J408 IN J398 OUT
J399 OUT J400 OUT

INDUSTRIAL DRIVES
TEST LIMITS AND MODIFICATION DATA


TL BDS3-208/12-2102A22
ISSUE 1 SH 3 OF 3

SPECIAL INSTRUCTIONS AND COMMENTS:

*WHEN ACS3-COMP1; REV.2 BOARDS ARE USED, C49A, C47A, & C43A WILL BE INSTALLED IN PARALLEL WITH R42, R48, & R50.

NOTE: This system will be unstable without the stated load inertia.


ACCEL
@ 500 RPM



LOAD INERTIA
0.1 LB.FT.SEC²

10 A/DIV.

DECEL
@ 500 RPM



100 MS./DIV.

Stamp ACS3-COMP1 Card, in box provided, with amplifier current rating and motor compensation.

Example: 12-2102A22-1



INDUSTRIAL DRIVES
Radford, Virginia
A KOLLMOESER DIVISION

CD 25712 ISSUE 4
WRITTEN REL 4-86 APPROVED LRB/86
SHEET 1 OF 2


BRUSHLESS SERVO MOTOR 2102 SERIES

MOTOR PARAMETERS


WINDING DATA

	Tol.	Symbol	Units	A	B	C	D	E
Horsepower	Rated	H _o Rtd	HP	3.1	4.0	4.7		
Speed	Rated	ω Rtd	RPM	6260	7500	7500		
Torque	Rated	T Rtd	$\frac{lb \cdot ft}{N \cdot m}$	2.6 3.5	2.8 3.8	3.3 4.5		
Line Current	Rated	I Rtd	amps RMS	4.2	7.6	13.7		
Volts (line to line)	Rated	V Rtd	Volts RMS	210	210	210		
Continuous Torque (Still) @ 40° C Ambient	Nom.	T _C	$\frac{lb \cdot ft}{N \cdot m}$	3.8 5.2	3.9 5.3	3.9 5.3		
Cont. Line Current	Nom.	I _C	amps RMS	6.3	10.5	16.2		
Peak Torque	Nom.	T _P	$\frac{lb \cdot ft}{N \cdot m}$	9.6 12.7	9.4 12.2	9.7 12.5		
Peak Line Current	Nom.	I _P	amps RMS	20.5	33.0	52.5		
Theoretical Acceleration	Nom.	α _m	rad/sec ²	40750	39750	41000		
Torque Sensitivity	± 10%	K _T	$\frac{lb \cdot ft/amp RMS}{N \cdot m/amp RMS}$	0.60 0.82	0.37 0.51	0.34 0.32		
Back EMF (line-to-line)	± 10%	K _B	V/KRPM	39.2	30.3	19.7		
No Load Operating Speed	Nom.	ω _{NL}	RPM	7500	7500	7500		
Max Line to Line Volts	Max	V _{Max}	Volts RMS	250	250	250		
DC Res @ 25° C (line-to-line)	± 10%	R _M	Ohms	1.9	0.75	0.30		
Inductance (line-to-line)	± 30%	L _M	mH	17.2	6.8	2.8		
Time Constant	Mech Elec	Nom Nom	T _M T _E	msec msec	1.4 9.1	1.4 9.1	1.4 19.3	
Motor Operating Characteristics Curve				PC-				
Motor Cycle Curve for Intermittent Operation				PC-				
Motor Temperature Rise Curve				PC-				
System Performance Curve				PC-	25600	25700	25700	

	Symbol	Units	Value
Motor Inertia	J _M	$\frac{lb \cdot in^2}{kg \cdot m^2}$	10.000236 0.000300
Weight	W _T	lb	120.5
Static Friction	T _F	lb · ft	10.000
Thermal Time Constant	T _{CT}	minutes	130
Viscous Damping @ Z Source	F _V	$\frac{lb \cdot in/KRPM}{N \cdot m/KRPM}$	10.0000 0.0000
33. ECU - DATE (APP/ISS)	ECU - DATE (APP/ISS)		
34. ADD PC #148/01/84			
35. 71283 13/5/85			
36. 71283 13/12/86			



PC 25699 ISSUE





INDUSTRIAL DRIVES

A KOLLERMOGEN DIVISION

BRUSHLESS SERVO MOTOR 3R-3105

CD 25993 ISSUE 2
 WRITTEN J.S. 9-85 APPROVED [Signature] 55
 SHEET 1 OF 2


MOTOR PARAMETERS

WINDING DATA

	Tol.	Symbol	Units	A	B	C	D	E
* Horsepower	Rated	H _o Rtd	HP	3.5	4.7	3.5		
Speed	Rated	ω Rtd	RPM	1450	2900	2150		
* Torque	Rated	T Rtd	$\frac{lb \cdot ft}{N \cdot m}$	9.5 12.93	12.5 17.05	8.5 11.51		
Line Current	Rated	I Rtd	amps RMS	6.5	11.6	9.0		
Volts (line to line)	Rated	V Rtd	Volts RMS	210	210	210		
* Continuous Torque (Stall) @ 40° C Ambient	Nom.	TC	$\frac{lb \cdot ft}{N \cdot m}$	12.5 17.05	12.5 17.05	10.5 14.25		
Cont. Line Current	Nom.	IC	amps RMS	7.2	14.3	11.1		
Peak Torque	Nom.	T _p	$\frac{lb \cdot ft}{N \cdot m}$	50	50	50		
Peak Line Current	Nom.	I _p	amps RMS	35	70	54		
Theoretical Acceleration	Nom.	α _m	rad/sec ²	21,460	21,460	21,460		
* Torque Sensitivity	± 10%	K _T	$\frac{lb \cdot ft/amp \text{ RMS}}{N \cdot m/amp \text{ RMS}}$	1.46	1.73	1.99		
* Back EMF (line-to-line)	± 10%	K _B	V/KRPM	119	59.5	76.5		
No Load Operating Speed	Nom.	ω _{NL}	RPM	1850	3600	2800		
Max Line to Line Volts	Max	V _{Max}	Volts RMS	250	250	250		
DC Res @ 25°C (line-to-line)	± 10%	R _M	Ohms	4.0	1.00	1.7		
Inductance (line-to-line)	± 30%	L _M	mH	5.6	1.40	2.3		
Time Constant @ 25° C	Mech. Nom.	T _M	msec	4.9	4.9	4.9		
	Elec. Nom.	T _E	msec	1.4	1.4	1.4		
Motor Operating Characteristics Curve				PC-				
Motor Cycle Curve for intermittent operation				PC-				
Motor Temperature Rise Curve				PC-				
System Performance Curve				PC-	25994	25929		

	Symbol	Units	Value
Rotor Inertia	J _M	$\frac{lb \cdot ft \cdot sec^2}{kg \cdot m^2}$	0.000055 0.000020
Weight	W _T	$\frac{lb}{kg}$	34.5 15.7
Static Friction	T _F	$\frac{lb \cdot ft}{N \cdot m}$	0.1
Thermal Time Constant	T _{CT}	minutes	50
Viscous Damping		$\frac{lb \cdot ft/RPM}{N \cdot m/KRPM}$	0.00 0.00
Z Source	FI		

ISSI	ECN #	DATE	APP'D	ISSI	ECN #	DATE	APP'D
2	74730	12/5/86	[Signature]				



*AT ULTIMATE WINDING TEMPERATURE...FOR AMBIENT DATA MULTIPLY BY 1.16



**INDUSTRIAL
DRIVES**

A KOLLMOESER DIVISION

CD 25993 ISSUE 2
 WRITTEN J.S. 12/85 APPROVED JRL 2/86
 SHEET 2 OF 2

Optional Brushless Tachometer Parameter

Tach Winding Data

	Tol.	Symbol	Units	1	2	3	4	5
Voltage Sensitivity L-N	± 10%	KG	V/KRPM	10				
Voltage Ripple @ 12 cv/R	Max.	VR	% Ave-0k	2				
DC Resistance/ Phase	± 12.5%	RT	ohms	32.7				
Load Resistance/ Phase	Min.	RL	ohms	2.5				
Inductance/ Phase	± 30%	LG	mH	25				

Optional Brush-Type Tachometer Parameter


Tach Winding Data

	Tol.	Symbol	Units	1	2	3	4	5
Voltage Sensitivity	± 10%	KG	V/KRPM		19	17		
Voltage Ripple @ 66 cv/R	Max.	VR	% Ave-0k		1	0.1		
DC Resistance	± 12.5%	RT	ohms		26	26		
Load Resistance	Min.	RL	ohms		2.6K	2.6K		
Inductance	± 30%	LG	mH		24	24		

Option Adders

	Length(in.)	Weight(lbs)	Inertia (lb.-in.-sec ²)
Brake	2.91	8.7	.0000934
Brushless 1713 Tachometer	1.12	2.0	.0000260
Brush-Type 2030 Tachometer	1.93	3.3	.0000469


KOLLMORGEN CORPORATION
INDUSTRIAL DRIVES
BRUSHLESS MOTOR SYSTEM
MOTOR: BR/BRT-3105-A
CONTROLLER: BBS3 20R/20



APPROVED BY: YRL DATE: 11/1/85

MICRON® FEEDBACK TRANSDUCER 50-306-532

ABSOLUTE - FOUR SWITCH - Multi-turn, dual brushless resolvers - Fine/Coarse geared system with four integral limit switches. 3.5" dia. instrument housing (NEMA 12).



All dimensions are in inches

- A = 3.50 Dia.
- B = 3.000 / 2.997 Dia.
- C = 3.25 Dia.
- D = 3.50 Dia.
- E = .3748 / .3743 Dia.
- F = .125
- H = .60
- J = .84
- L = 6.05 max.
- O = .04
- Q = .71
- S = .12

Aluminum alloy housing provides NEMA Type 12 enclosure for two (2) geared, servo size 11, brushless resolvers and four integral limit switches. Maximum absolute measurement range equals 128 turns of input shaft. Programmable, maintained contact limit switches are infinitely adjustable from 1 to 500 turns without changing components.

Internal precision anti-backlash gearing system provides two separate functions :

- 1 / Ratio between input shaft and fine resolver which is determined by system resolution.
- 2 / Ratio between input shaft and coarse resolver, which is determined by absolute measurement range required by system.

Unit is mounted with hold-down clamps and flexible coupling.

SPECIFICATIONS :

*FOR USE WITH 3105 MOTOR
TO USE # 72-205-144 RESOLVERS*


MATERIAL	Base	Aluminum alloy casting
	Cover	Aluminum alloy with anodize finish. O-ring seal at base.
RESOLVERS	Shaft	Stainless steel.
	Gearing (Resolver)	Stainless steel, AGMA quality 14, spring loaded anti-backlash.
RATIOS	Ball bearings	Stainless steel, shielded, lubricated with grease.
	Hardware	Corrosion resistant.

Brushless, servo size 11 (see Rotating Components 73-Series for standard resolvers).

(Input shaft turns to fine resolver shaft turns) 1:1, 1:2, 1:2.5, 1:4, 1:5, 1:8, 1:10.
(Input shaft turns to coarse resolver shaft turns) 8:1, 10:1, 16:1, 32:1, 36:1, 64:1, 100:1, 128:1. *14581 - 14581*
(over)

MICRO-SWITCH

"SM" series, single pole, double throw. 5 Amps resistive, 3 AMPS inductive at 28 VDC. 5 Amps at 125 or 250 VAC.



SWITCHES #1 and #2 (closest to input shaft) maintained contact (Type A). At switching point, when viewing unit from input shaft, clockwise shaft rotation will depress micro-switch plunger (forced actuation).

SWITCHES #3 and #4 (closest to connector) maintained contact (Type B). At switching point, when viewing unit from input shaft, counterclockwise shaft rotation will depress micro-switch plunger (forced actuation).

SHAFT LOADING 10 lbs axial and 10 lbs radial at .5" from mounting surface.

OPERATING SPEED 5000 RPM maximum at fine resolver shaft. 5000 RPM maximum at unit input shaft for switches.

OPERATING TEMPERATURE -20° to +90° C.

MOUNTING Flexible coupling (see 41-2 Series)
Hold-down clamps (see 01-505-940-3)

MATING CONNECTOR Plug with clamp and bushing. Straight : 13-902-076-11
90° angle : 13-902-076-12


CAM ADJUSTING WRENCH For setting of switching points : 75-103-891

WIRING SCHEMATIC

Wire color	Component	Function	Connector pin number
Red / White	Fine resolver	R1 Rotor	A
Yellow (Black) / White	-	R2 Rotor	B
Red	-	S1 Stator	C
Yellow	-	S2 Stator	D
Black	-	S3 Stator	E
Blue	-	S4 Stator	F
Red / White	Coarse resolver	R1 Rotor	G
Yellow (Black) / White	-	R2 Rotor	H
Red	-	S1 Stator	J
Yellow	-	S2 Stator	K
Black	-	S3 Stator	L
Blue	-	S4 Stator	M
Red	Switch #1	C	N
Yellow	-	NO	P
Black	-	NC	R
Orange	Switch #2	C	S
Brown	-	NO	T
White	-	NC	U
Gray	Switch #3	C	V
Purple	-	NO	W
Green	-	NC	X
White / Red	Switch #4	C	Y
White / Yellow	-	NO	Z
White / Black	-	NC	a

MICRON® FEEDBACK TRANSDUCER 50-306-520

ABSOLUTE - TWO SWITCH - Multi-turn, dual brushless resolvers - Fine/Coarse geared system with two integral limit switches. 3.5" diameter instrument housing (NEMA Type 12).



All dimensions are in inches

- A = 3.50 Dia.
- B = 3.000 / 2.997 Dia.
- C = 3.25 Dia.
- D = 3.50 Dia.
- E = .3748 / .3743 Dia
- F = .125
- H = .60
- J = .84
- L = 5.00 max.
- O = .04
- Q = .71
- S = .12

Aluminum alloy housing provides NEMA type 12 enclosure for two (2) geared, servo size 11, brushless resolvers and two integral limit switches. Maximum absolute measurement range equals 128 turns of input shaft. Programmable, maintained contact limit switches are infinitely adjustable from 1 to 500 turns without changing components.

Internal precision anti-backlash gearing system provides two separate functions :

- 1/ Ratio between input shaft and fine resolver, which is determined by system resolution.
- 2/ Ratio between input shaft and coarse resolver, which is determined by absolute measurement range required by system.

Unit is mounted with hold-down clamps and flexible coupling.

FOR USE WITH 2102 MOUNTING
USE # 2102 2102 2102 2102

SPECIFICATIONS :

MATERIAL

Base	Aluminum alloy casting.
Cover	Aluminum alloy with anodize finish. O-ring seal at base.
Shaft	Stainless steel.
Gearing (Resolver)	Stainless steel, AGMA quality class 14, spring loaded anti-backlash.
Ball bearings	Stainless steel, shielded, lubricated with grease.
Hardware	Corrosion resistant.

RESOLVERS Brushless, servo size 11 (see Rotating Components 73-Series for standard resolvers).


RATIOS (Input shaft turns to fine resolver shaft turns) 1:1, 1:2, 1:2.5, 1:4, 1:5, 1:8, 1:10.
(Input shaft turns to coarse resolver shaft turns) 8:1, 10:1, 16:1, 32:1, 36:1, 64:1, 100:1, 128:1.

(over)

Copyright © 1983 by MICRON INSTRUMENT CORPORATION
210 EDWARDS ST. PLAINVIEW, NY 11803
316/349-1200 TWX 310 221 3194 / USA

MICRO-SWITCH

"SM" series, single pole, double throw. 5 Amps resistive, 3 Amps inductive at 28 VDC. 5 Amps at 125 or 250 VAC.



C : Common
NO : Normally open when actuator is in free position
NC : Normally closed when actuator is in free position.

BOTTOM SWITCH (closest to input shaft) maintained contact (Type A). At switching point, when viewing unit from input shaft, clockwise shaft rotation will depress micro-switch plunger (forced actuation).

TOP SWITCH (closest to connector) maintained contact (Type B). At switching point, when viewing unit from input shaft, counterclockwise shaft rotation will depress micro-switch plunger (forced actuation).

SHAFT LOADING 10 lbs. axial and 10 lbs. radial at .5" from mounting surface.

OPERATING SPEED 5000 RPM maximum at fine resolver shaft. 5000 RPM maximum at unit shaft for switches.

OPERATING TEMPERATURE -20° to +90° C.

MOUNTING Flexible coupling (see 41-2 Series)
Hold-down clamps (see 01-505-940-3)


MATING CONNECTOR Plug with clamp and bushing. Straight : 13-902-076-09
90° angle : 13-902-076-10

CAM ADJUSTING WRENCH For setting of switching points : 75-103-891.

WIRING SCHEMATIC

Wire color	Component	Function	Connector pin number
Red / White	Fine resolver	R1 Rotor	A
Yellow (Black) / White	"	R2 Rotor	B
Red	"	S1 Stator	C
Yellow	"	S2 Stator	D
Black	"	S3 Stator	E
Blue	"	S4 Stator	F
Red / White	Coarse resolver	R1 Rotor	G
Yellow (Black) / White	"	R2 Rotor	H
Red	"	S1 Stator	J
Yellow	"	S2 Stator	K
Black	"	S3 Stator	L
Blue	"	S4 Stator	M
Red	Bottom switch	C	N
Yellow	"	NO	P
Black	"	NC	R
Orange	Top switch	C	S
Brown	"	NO	T
White	"	NC	U

MICRON[®] ROTATING COMPONENTS - 72-204-688,
73-205-144 - Resolvers (brushless) Servo size 11 - Control Transmitter




All dimensions are in inches

A	= 1.059/1.062 Dia.
B	= .9995/1.0000 Dia.
C	= .6245/.6250 Dia.
D	= .1195/.1200 Dia.
E	= .099/.105 Flat
F	= .437
G	= .059/.065
H	= .562
I	= .090/.096
J	= .047/.053
K	= .980 max.
L	= .059/.065
M	= 1.590 max.
N	= 1.065 Dia. max.

TYPICAL ELECTRICAL DATA		73-204-688	73-205-144
		2 speed (4-pole)	Single speed (2-pole)
Input Voltage	Volts	7.0	26
Transformation ratio		.9500 ± 5%	.454
Output Voltage	Volts	6.65	11.8
DC Rotor Resistance	OHMS	9.5	38
DC Stator Resistance	OHMS	114	130
Sensitivity	mV/Deg	116	206
Maximum Error	Minutes	12 spread	± 3
		5000 Hz	400 Hz
Input Current Maximum	mA	10.9	40
Input power Nominal	WATTS	.039	.56
Impedance ZSO	OHMS	692 + j1250	330 + j315
Impedance ZRO	OHMS	410 + j594	450 + j580
Impedance ZRS	OHMS	150 + j350	440 + j330
Phase shift (Open circuit) lead DEG		-3.0	10
Null Voltage (Total) RMS	mV	15	30
Phasing equation		$E(S1-S3) = KE(R1-R2) \cos 2A$ $E(S2-S4) = KE(R1-R2) \sin 2A$	$E(S1-S3) = KE(R1-R2) \cos A$ $E(S2-S4) = KE(R1-R2) \sin A$

RDP2-101

BDS3, ACS3



THIS DRAWING IS THE PROPERTY OF GENERAL MOTORS CORPORATION. IT IS TO BE USED ONLY FOR THE PURPOSES AND IN THE MANNER SPECIFIED HEREIN. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM GENERAL MOTORS CORPORATION.


JAN 14 1981

REVISIONS:

1. REVISED TO SHOW CORRECTIONS TO THE ORIGINAL DRAWING.

BDS3, ACS3

2	81957	TDG	REF: 44
REV	FCU NUMBER	INITIALS	DATE
 GENERAL MOTORS INDUSTRIAL DRIVE DIVISION WARREN, MICHIGAN 48090-9000			
RDP2 INTERCONNECT DIAGRAM FOR ACS3, BDS3			
DATE	BY	CHKD BY	APP'D
1-30	TJG		
DRAWING NUMBER		C-82317	
PAGE		2	




INDUSTRIAL DRIVES DIVISION
 HOLLAND CORPORATION
 101 ROCK ROAD
 BAYBORN, NJ

SCHEMATIC #4
 RDR, ANTI-BACKLASH
 C-82305-1 3

NO.	REV.	DATE	BY	CHK.	APP.
1	1				
2	1				


MOTOR CONNECTION
 GROUND - GRN/YEL. LEAD - PIN "D"
 PHASE A - BROWN LEAD - PIN "A"
 PHASE B - GREEN LEAD - PIN "B"
 PHASE C - ORANGE LEAD - PIN "C"
SINGLE VOLTAGE

...	C	40639	4
HOLDING CURRENT	BRAKE VOLTAGE	MODEL	
1.35 AMPS	30V.D.C.	BRBR	
1.27 AMPS	24V.D.C.	BRBR	






- NOTE:**
1. WITH A PHASE SEQUENCE (I.C.B. MOTOR ROTATION SHALL BE IN THE DIRECTION OF THE MOUNTING END.
 2. ALL DIMENSIONS IN INCHES UNLESS OTHERWISE SPECIFIED IN PARENTHESES.
 3. MOTOR CAN BE MOUNTED IN ANY POSITION.
 4. PHASE DIRECTION, CONTINUOUS, START, HOLDING & EMERGENCY DYNAMIC STOPPING, TYPE-POWER ON BRINE OFF, RATING: NOM. STATIC 22 LB.-FT. BRAKE EXCT. LHM. S.L. LHM. PINS "N" & "P".
 5. SHAFT MATERIAL - 17-4PH STAINLESS STEEL.
 6. ALL REMAINING RINGS, KEYS, PINS, NUTS, BOLTS, SCREWS, WASHERS AND SPRINGWASHERS SHALL BE 300 SERIES STAINLESS STEEL OR ZINC PLATED.
 7. MOTOR SHALL USE A SIX POLE BRAKE EARTH PERMANENT MOUNTING.
 8. FRONT END BELL, RESOLVER HOUSING WITH BRG LINED BRAYE LINS & GASKET WILL BE YELLOW CHROMIUM.
 9. UNPROTECTED SURFACES OF ROTOR SHALL BE PAINTED BLACK PRIMER.
 10. PRESSURE ON SHAFT SEAL NOT TO EXCEED 5 P.S.I.
 11. MOTOR SHALL BE TOTALLY ENCLOSED FOR DIRT AND MOISTURE RESISTANCE. "O" RINGS WILL BE USED BETWEEN ALL EXTERNAL JOINTS, LOCTITE 618 SEALING COMPOUND WILL BE USED TO SEAL, AS NEEDED.
 12. MOTOR SUPPLIED WITH LIFE LUBRICATED BEARINGS RATED AT -85°C TO 85°C.
 13. THERMOSTAT PRESET TO OPEN AT 230°F ±6°F AND CLOSE AT 194°F ±2°F FALLING. NORMALLY CLOSED CONTACTS RATED TO 15 AMPS, 120 V.A.C. PINS "T" & "U".

14. TOTAL MOTOR VOLUME WITH MICKON FEEDBACK PACKAGE SEE THERMATION.
15. MOUNTING SURFACES, SHIRT EXT. CONNECTION TENDS SHALL BE FREE OF PAINT AND PRIMER.
16. MASK OFF RESOLVER NAMEPLATE BEFORE PAINTING.
17. EXTERNAL SURFACES TO BE PAINTED WITH A BRILLIANT HIGH GLOSS WHITE EPOXY PAINT TO MATCH SULLIVAN-WILLIAMS #B264W101 INCLUDING A BASE PRIMER PER IM-15 TO MEET MIL-STD-883C.



W	9.84	50	20.78 (528)	BRBR-2105-3007
B7C	46	19.58 (500)	BRBR-2104-3007	
166	42	19.58 (472)	BRBR-2103-3007	
656	38	17.48 (444)	BRBR-2102-3007	
546	34	16.38 (416)	BRBR-2101-3007	
B	LBS/MIN	"A" mm	MODEL NO.	

NOTED		INDUSTRIAL DRIVES Arlington, Virginia
2	...	
3	...	OUTLINE BRBR-210X-3007
1	...	NONE
...		C 40639 4




- NOTES:
- 1-WITH A PHASE SEQUENCE A,C,B MOTOR ROTATION SHALL BE C.W. FACING MOUNTING END.
 - 2-ALL DIMENSIONS IN INCHES WITH METRIC EQUIVALENTS IN PARENTHESIS.
 - 3-MOTOR CAN BE MOUNTED IN ANY POSITION.
 - 4-BRAKE DATA: 16A CONTINUOUS 60HZ HOLDING AND EMERGENCY DYNAMIC STOPPING 1/4HP - 1/2HP ON, BRK OFF, RATNG. MAXIMUM STOPPING 22 LB-FT. TOR BRKER ELECTRICAL PHNS SEE TABLE. THIS IS "P".
 - 5-SHAFT MATERIAL-17-4PH STAINLESS STEEL.
 - 6-ALL RETAINING RINGS, KEYS, PINS, NUTS, BOLTS, SCREWS, WASHERS AND SPRING WASHERS WILL BE 300 SERIES STAINLESS STEEL OR ZINC PLATED.
 - 7-THE ROTOR SHALL USE A SIX POLE RARE EARTH PERMANENT MAGNET.
 - 8-ROTOR MOUNTED WITH MICROFILM FLEDBICK FIXTURE, SEE THROUGH KEY.
 - 9-ROTOR END BELL WITH BEARING LINER, BRAKE HOUSING, STATOR AND FRONT END BELL WILL BE YELLOW CHROMATED.
 - 10-UNPROMOTED SURFACES AS VIEW SHOWN TO BE PAINTED BLACK PRIMER.
 - 11-RESOLVE IN SHAFT SEAL NOT TO EXCEED 5 P.S.I.
 - 12-MOTOR WILL BE TOTALLY ENCLOSED FOR DIRT AND MOISTURE RESISTANCE.
 - 13-ROTOR WILL BE USED BETWEEN ALL EXTERNAL JOINTS.
 - 14-ROTOR WILL BE USED BETWEEN ALL EXTERNAL JOINTS.
 - 15-MOTOR SUPPLIED WITH LIFE LUBRICATED BEARINGS RATED AT -55°C TO 85°C.
 - 16-THERMOSTAT PHSET TO 01"IN AT 248°F 16°F AND CLOSE AT 221°F 10°F FALLING, NORMALLY CLOSED CONTACTS RATED TO 15 AMPS, 120 V.A.C., THIS "T" IS.
 - 17-PAINTING SURFACES, UNLESS OTHERWISE SPECIFIED SHALL BE FREE OF PAINT/PRIMER.
 - 18-ROTOR OFF RESOLVER NAMEPLATE BEFORE PAINTING.
 - 19-PAINTING SURFACES TO BE PAINTED WITH A BRILLIANT HIGH GLOSS WHITE EPOXY PAINT TO MATCH SHERWIN-WILLIAMS #B56W101 INCLUDING A BASE PRIMER PER IM-15 TO MEET MIL-C-18-B10.

SINGLE VOLTAGE

50V D.C.	1.27 AMPS
24V D.C.	33 AMPS
24V A.C.	26.25 (670)
230V A.C.	23.56 (5918)
207V A.C.	2076 (527)

BR09	24 V.D.C.	1.27 AMPS
BR09	30 V.D.C.	33 AMPS
MODEL	BRAKE	HOLDING CURRENT
BR09	24 V.D.C.	26.25 (670)
BR09	230 V.A.C.	23.56 (5918)
BR09	207 V.A.C.	2076 (527)
MODEL NO.	"A"	


NOTED		INDUSTRIAL DRIVES
OUTLINE		BR09-210X-3009
HALF		NOV 38
C		4



THIS DRAWING IS THE PROPERTY OF
 FEDERAL ELECTRIC MACHINE CO.
 IT IS TO BE KEPT IN CONFIDENTIALITY

JAN 11 1953

REVISIONS TO THIS DRAWING
 SHOULD BE MADE BY THE
 DESIGNER'S OFFICE



DASH	X	A	B	C	D	E	F
001		8.5	12.5	6.5	7.0	4.88	
002							
003							
004		10.75	15.88	7.75	9.06	7.50	1.13
005							
006	9 1/2	12	15.25	8.5	13.5	7.2	1.5
007	13 1/2	14	20 3/4	8 1/2	13	7 1/2	2 1/2
008		12.0	16.0	8.5	15.5	6.87	1.82
009							
010							
011		19.0	21	8.25	16.5	6.5	.87
012							
013							
014							

EXAMPLE: TR 3 - 230 / 7.5 - 16 - 00 — OPEN CONSTRUCTION
 — 240 / 480 PRIMARY IRMS
 — 230 VRMS SECONDARY
 — 3 PHASE TRANSFORMER 240 / 480 VAC RMS PRIMARY

INDUSTRIAL DRIVES DIVISION
 RADFORD, VIRGINIA

NO.	ECN NO.	DATE	APP'D.	NO.	ECN NO.	DATE	APP'D.	DRW BY	DATE
8	8177	1/2/53	RLW	8	OWENS	11/19/53		LLS	11/19/53
								CHE BY	
								APP'D BY	1/22/53

SPEC
 3 PHASE POWER TRANS.
 SCALE: DRW NO. SH 2 OF 3
A-80421 8

UNLESS OTHERWISE SPECIFIED
 SEE Dwg. PLACES 2, 3, 4, 5
 AND DIM 2, 19

DO NOT SCALE DIMS OR DIMENSIONS ONLY
 ALL DIMENSIONS ARE IN INCHES
 UNLESS OTHERWISE SPECIFIED

THIS INFO MUST BE ON A LABEL & AFFIXED TO UNIT!

VOLTS	CONNECTION	LINES
240	1-3, 2-4, 5-7, 6-8, 9-11, 10-12	H1-H2-H3
480	2-3, 6-7, 10-11	H1-H2-H3
253		X1-X2-X3
230		X4-X5-X6
208		X7-X8-X9


DWG NO SH 3 OF 3

A-80421

REV

8

DASH NO.	IDD MODEL NUMBER	IRMS	RMS (NOMI) SEC. VOLT.	CONST.
001	TR3-230/75-16-00	7.5	230	OPEN
002	/013	13		
003	/020	20		
004	/030	30		
005	/038	38		
006	/058	58		
007	/075	75		
008	/095	95		
010	/113	113		
011	/151	151		
012	/188	188		
013	/209	209		
014	/377	377		



INDUSTRIAL DRIVES DIVISION
RADFORD, VIRGINIA



UNLESS OTHERWISE SPECIFIED
SEE DEC PLACES 2 DIG
SEE DEC PLACES 2 DIG
ANG DIM 1/16"


DO NOT SCALE DWG USE DIMENSIONS ONLY
ALL DIMENSIONS ARE INCHES
UNLESS OTHERWISE SPECIFIED

NO	ECN NO	DATE	APP'D	NO	ECN NO.	DATE	APP'D	DW'N BY	DATE
								LLS	11/21/82
								CHK' BY	
								APP'D BY	11/22/82

SPEC
3 PHASE POWER TRANS

SCALE: DWG NO SH 3 OF 3
A-80421

REV 8



REV. NO.	REV. DATE	REV. BY	REV. DESCRIPTION	DATE

KCC INDUSTRIAL DRIVE DESIGN
 HOLLISTON, MASSACHUSETTS
 RDP-101 MOUNTING PLATE ASSY
 & OUTLINE & DIMENSION
 SCALE: 1/2" LABELS
 C 82318 T

SPARE PARTS LIST

(Board & Component Level)

National Radio Astronomy Observatory S.O. 59266

- I. BRB8R-2102-3007-A-401-22 Motor
1. P/N C-40619 Antibacklash brake
 2. P/N B-40664 Micron feedback package
- II. BRB8R-3105-3009-A-401-2
1. P/N C-40619 Brake
 2. P/N B-40613 Micro feedback package
- III. BDS3-208/12-01-200 Servo amplifier
BDS3-208/20-01-200 Servo amplifier
1. P/N ACS3-MC2 Motor control card
 2. P/N A-80121 Power transistor 12 amp unit
 3. P/N A-79957 Power transistor 20 amp unit
 4. P/N A-80294-001 Microprocessor
 5. P/N A-78899-008 Fuse
- IV. PSR3-208/50-01-002
1. P/N BDS3-REG1 Regenerative card
 2. P/N A-79787-001 Fuse 10 amps
 3. P/N A-78896-013 Fuse 5 amp glass tube
 4. P/N A-79787-005 Fuse semi cond. 30 amps SDDV
 5. P/N A-81080 Transistor power module, 100 amp 450V
 6. P/N A-80934 Transistor switching module
- V. Heaters for overload relays
- P/N H-15952 for use with BRB8R-2102
P/N K-93037 for use with BRB8R-3105



LM124/LM224/LM324, LM124A/LM224A/LM324A, LM2902 Low Power Quad Operational Amplifiers

General Description

The LM124 series consists of four independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM124 series can be directly operated off of the standard +5 V_{DC} power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ±15 V_{DC} power supplies.

Unique Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated.
- The input bias current is also temperature compensated.


Advantages

- Eliminates need for dual supplies
- Four internally compensated op amps in a single package
- Allows directly sensing near GND and V_{OUT} also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

Features

- Internally frequency compensated for unity gain
- Large DC voltage gain 100 dB
- Wide bandwidth (unity gain) 1 MHz
- Wide power supply range.
 - Single supply 3 V_{DC} to 32 V_{DC} or dual supplies ±1.5 V_{DC} to ±16 V_{DC}
- Very low supply current drain (800 μA)—essentially independent of supply voltage (1 mW/op amp at +5 V_{DC})
- Low input biasing current (temperature compensated) 45 nA_{DC}
- Low input offset voltage and offset current 2 mV_{DC} 5 nA_{DC}
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing 0 V_{DC} to V⁺ - 1.5 V_{DC}


Connection Diagram



Top View

Order Number LM124J, LM124AJ, LM224J, LM224AJ, LM324J, LM324AJ, LM324M, LM324AM, LM2902M, LM324N, LM324AN or LM2902N
See NS Package Number J14A, M14A or N14A

Schematic Diagram (Each Amplifier)



TL/H/8290-2

LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902



LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Parameter	LM124	LM224	LM324	LM124A	LM224A	LM324A	LM124/LM224	LM324	LM2902
Supply Voltage, V ⁺	±1	±1	±1	±2	±2	±2	±2	±2	±2
Differential Input Voltage	±1	±1	±1	±2	±2	±2	±2	±2	±2
Input Voltage	±1	±1	±1	±2	±2	±2	±2	±2	±2
Input Offset Current	±1	±1	±1	±2	±2	±2	±2	±2	±2
Input Common-Mode Voltage Range	±1	±1	±1	±2	±2	±2	±2	±2	±2
Supply Current	±1	±1	±1	±2	±2	±2	±2	±2	±2
Large Signal Voltage Gain	±1	±1	±1	±2	±2	±2	±2	±2	±2
Common-Mode Rejection Ratio	±1	±1	±1	±2	±2	±2	±2	±2	±2
Power Supply Rejection Ratio	±1	±1	±1	±2	±2	±2	±2	±2	±2

Electrical Characteristics V⁺ = +5.0 V_{DC} (Note 4), unless otherwise stated

Parameter	Conditions	LM124	LM224	LM324	LM124A	LM224A	LM324A	LM124/LM224	LM324	LM2902
Input Offset Voltage (Note 5)	$I_{IH} = I_{IL} = I_{CM} = 0V$	±1	±1	±1	±2	±2	±2	±2	±2	±2
Input Bias Current (Note 6)	$I_{IH} = I_{IL} = I_{CM} = 0V$	±1	±1	±1	±2	±2	±2	±2	±2	±2
Input Offset Current	$I_{IH} = I_{IL} = I_{CM} = 0V$	±1	±1	±1	±2	±2	±2	±2	±2	±2
Input Common-Mode Voltage Range (Note 7)	$V^+ = 30V_{DC}$ (LM2902, V ⁺ = 26V)	±1	±1	±1	±2	±2	±2	±2	±2	±2
Supply Current	$R_L = \infty, V^+ = 30V$ (LM2902, V ⁺ = 26V)	±1	±1	±1	±2	±2	±2	±2	±2	±2
Large Signal Voltage Gain	$V^+ = 15V_{DC}, R_L \geq 2k\Omega$ (V ₀ = 1V _{DC} to 11V _{DC})	±1	±1	±1	±2	±2	±2	±2	±2	±2
Common-Mode Rejection Ratio	DC, V _{CM} = 0V to V ⁺ - 1.5V _{DC}	±1	±1	±1	±2	±2	±2	±2	±2	±2
Power Supply Rejection Ratio	DC, V ⁺ = 5V _{DC} to 30V _{DC} (LM2902, V ⁺ = 5V _{DC} to 26V _{DC})	±1	±1	±1	±2	±2	±2	±2	±2	±2

Electrical Characteristics $v^+ = +5.0 V_{DC}$ (Note 4) unless otherwise stated (Continued)

Parameter	Conditions	LM124A		LM224A		LM324A		LM124/LM224		LM324		LM2902		Units
		Min	Typ Max	Min	Typ Max	Min	Typ Max	Min	Typ Max	Min	Typ Max	Min	Typ Max	
Amplifier-to-Amplifier Coupling (Note 8)	$f = 1 \text{ kHz to } 20 \text{ kHz}$ (Input Referred)	-120		-120		-120		-120		-120		-120		dB
Output Current	Source	$V_{IN}^+ = 1 V_{DC}, V_{IN}^- = 0 V_{DC}, V^+ = 15 V_{DC}, V_O = 2 V_{DC}$		20 40		20 40		20 40		20 40		20 40		mA_{OC}
	Sink	$V_{IN}^- = 1 V_{DC}, V_{IN}^+ = 0 V_{DC}, V^+ = 15 V_{DC}, V_O = 2 V_{DC}$		10 20		10 20		10 20		10 20		10 20		
	$V_{IN}^- = 1 V_{DC}, V_{IN}^+ = 0 V_{DC}, V^+ = 15 V_{DC}, V_O = 200 \text{ mV}_{DC}$		12 50		12 50		12 50		12 50		12 50		12 50	
Short Circuit to Ground	(Note 2) $V^+ = 15 V_{DC}, T_A = 25^\circ\text{C}$	40	60	40	60	40	60	40	60	40	60	40	60	mA_{OC}
Input Offset Voltage	(Note 5)	± 4		± 4		± 5		± 7		± 9		± 10		mV_{DC}
Input Offset Voltage Drift	$R_S = 0 \Omega$	$\pm 7 \pm 20$		$\pm 7 \pm 20$		$\pm 7 \pm 30$		± 7		± 7		± 7		$\mu V/^\circ\text{C}$
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, V_{CM} = 0V$	± 30		± 30		± 75		± 100		± 150		$\pm 45 \pm 200$		nA_{OC}
Input Offset Current Drift	$R_S = 0 \Omega$	$\pm 10 \pm 200$		$\pm 10 \pm 200$		$\pm 10 \pm 200$		± 10		± 10		± 10		$pA_{OC}/^\circ\text{C}$
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$	40	100	40	100	40	200	40	300	40	500	40	500	nA_{OC}
Input Common-Mode Voltage Range (Note 7)	$V^+ = +30 V_{DC}$ (LM2902, $V^+ = 26 V_{DC}$)	0	$V^+ - 2$	0	$V^+ - 2$	0	$V^+ - 2$	0	$V^+ - 2$	0	$V^+ - 2$	0	$V^+ - 2$	V_{DC}
Large Signal Voltage Gain	$V^+ = +15 V_{DC}$ (V_O Swing = $1 V_{DC}$ to $11 V_{DC}$) $R_L \geq 2 \text{ k}\Omega$	25		25		15		25		15		15		V/mV
	$V^+ = +30 V_{DC}, R_L = 2 \text{ k}\Omega$	28		26		26		26		28		22		V_{DC}
Output Voltage Swing	$R_L \geq 10 \text{ k}\Omega$ (LM2902, $V^+ = 26 V_{DC}$)	27 28		27 28		27 28		27 28		27 28		23 24		V_{DC}
	$V^+ = 5 V_{DC}, R_L \geq 10 \text{ k}\Omega$	5 20		5 20		5 20		5 20		5 20		5 100		mV_{DC}

LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902

LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902

Electrical Characteristics $v^+ = +5.0 V_{DC}$ (Note 4) unless otherwise stated (Continued)

Parameter	Conditions	LM124A		LM224A		LM324A		LM124/LM224		LM324		LM2902		Units
		Min	Typ Max	Min	Typ Max	Min	Typ Max	Min	Typ Max	Min	Typ Max	Min	Typ Max	
Output Current	Source	$V_O = 2 V_{DC}, V_{IN}^+ = +1 V_{DC}, V_{IN}^- = 0 V_{DC}, V^+ = 15 V_{DC}$		10 20		10 20		10 20		10 20		10 20		mA_{OC}
	Sink	$V_{IN}^- = +1 V_{DC}, V_{IN}^+ = 0 V_{DC}, V^+ = 15 V_{DC}$		10 15		5 8		5 8		5 8		5 8		

Note 1: For operating at high temperatures, the LM324/LM324A, LM2902 must be derated based on a $+125^\circ\text{C}$ maximum junction temperature and a thermal resistance of $80^\circ\text{C}/\text{W}$ which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM224/LM224A and LM124/LM124A can be derated based on a $+150^\circ\text{C}$ maximum junction temperature. The deration is the total of all four amplifiers—use external resistors, where possible, to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.

Note 2: Short circuits from the output to V^+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 40 mA , independent of the magnitude of V^+ . At values of supply voltage in excess of $+15 V_{DC}$, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive deration can result from simultaneous shorts on all amplifiers.

Note 3: The input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to the diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the np amps to go to the V^+ voltage level (or to ground in a single overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than $-0.3 V_{DC}$ (at 25°C).

Note 4: These specifications are limited to $-55^\circ\text{C} < T_A < +125^\circ\text{C}$ for the LM124/LM124A, with the LM224/LM224A, all temperature specifications are limited to $-25^\circ\text{C} < T_A < +85^\circ\text{C}$, the LM324/LM324A temperature specifications are limited to $0^\circ\text{C} < T_A < +70^\circ\text{C}$, and the LM2902 specifications are limited to $-40^\circ\text{C} < T_A < +95^\circ\text{C}$.

Note 5: $V_O = 1.4 V_{DC}, R_S = 0 \Omega$ with V^+ from $5 V_{DC}$ to $30 V_{DC}$, and over the full input common-mode range ($0 V_{DC}$ to $V^+ - 1.5 V_{DC}$) at 25°C , for LM2902, $V^+ = 5 V_{DC}$ to $26 V_{DC}$.

Note 6: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output with no loading change exists on the input lines.


Note 7: The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than $0.3V$ (at 25°C). The upper end of the common-mode voltage range is $V^+ - 1.5V$ (at 25°C), but either or both inputs can go to $+32 V_{DC}$ without damage ($+26 V_{DC}$ for LM2902), independent of the magnitude of V^+ .

Note 8: Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be derived as the type of capacitance increases at higher frequencies.


Note 9: Refer to RETS124AX for LM124A military specifications and refer to RETS124X for LM124 military specifications.

2-332

Typical Performance Characteristics



Typical Performance Characteristics (LM2902 only)



TL/H/9296-4

Application Hints

The LM124 series are op amps which operate with only a single power supply voltage, have true-differential inputs, and remain in the linear mode with an input common-mode voltage of 0 V_{DC} . These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. At 25°C amplifier operation is possible down to a minimum supply voltage of 2.3 V_{DC} .

The pinouts of the package have been designed to simplify PC board layouts. Inverting inputs are adjacent to outputs for all of the amplifiers and the outputs have also been placed at the corners of the package (pins 1, 7, 8, and 14). Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes are not needed, no large input currents result from large differential input voltages. The differential input voltage may be larger than V^+ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than $-0.3 V_{DC}$ (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.

To reduce the power supply drain, the amplifiers have a class A output stage for small signal levels which converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover distortion.

Where the load is directly coupled, as in dc applications, there is no crossover distortion.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.


The bias network of the LM124 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 3 V_{DC} to 30 V_{DC} .

Output short circuits either to ground or to the positive power supply should be of short time duration. Units can be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see typical performance characteristics) than a standard IC op amp.


The circuits presented in the section on typical applications emphasize operation on only a single power supply voltage. If complementary power supplies are available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias voltage reference of $V^+ / 2$) will allow operation above and below this value in single power supply systems. Many application circuits are shown which take advantage of the wide input common-mode voltage range which includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily be accommodated.

Typical Single-Supply Applications ($V^+ = 5.0 V_{DC}$)

Non-Inverting DC Gain (0V Input = 0V Output)




*R not needed due to temperature independent I_{b1}



TL/H/9299-5


DC Summing Amplifier
($V_{IN's} \geq 0 V_{DC}$ and $V_O \geq V_{DC}$)



TL/H/9299-6

Where $V_O = V_1 + V_2 + V_3 + V_4$
($V_1 + V_2$) \neq ($V_3 + V_4$) to keep $V_O > 0 V_{DC}$


Power Amplifier



$V_O = 0 V_{DC}$ for $V_{IN} = 0 V_{DC}$
 $A_V = 10$


TL/H/9299-7

LED Driver



TL/H/9299-8

"BI-QUAD" RC Active Bandpass Filter



$f_0 = 1.5 \text{ kHz}$
 $Q = 50$
 $A_V = 100 \text{ (40 dB)}$

TL/H/9299-9


2-335

LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902

LM124

Typical Single-Supply Applications ($V^+ = 5.0 V_{DC}$) (Continued)


Fixed Current Sources



$$I_2 = \left(\frac{R1}{R2}\right) I_1$$


TL/H/9299-10

Lamp Driver



TL/H/9299-11


Current Monitor



$V_O = \frac{1}{I_1} \left(\frac{R1}{R2}\right) I_1$
 $V_O = -1A$
 $V_L \leq V^+ - 2V$
(*Increase R1 for I_1 small)


TL/H/9299-12

Driving TTL



TL/H/9299-13


Voltage Follower



$V_O = V_{IN}$

TL/H/9299-14

Pulse Generator




TL/H/9299-15

2-336


Typical Single-Supply Applications ($V^+ = 5.0 V_{DC}$) (Continued)

Squarewave Oscillator




TL/H/9299-16

Pulse Generator



TL/H/9299-17


High Compliance Current Sink



$I_0 = 1 \text{ amp/volt } V_{in}$
(Increase R_1 for I_0 small)

TL/H/9299-18


Low Drift Peak Detector



HIGH Z_{in}
LOW Z_{out}


TL/H/9299-19

Comparator with Hysteresis



TL/H/9299-20

Ground Referencing a Differential Input Signal




TL/H/9299-21

LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902

Typical Single-Supply Applications ($V^+ = 5.0 V_{DC}$) (Continued)


Voltage Controlled Oscillator Circuit



TL/H/9299-22


*Wide control voltage range $0 V_{DC} < V_C < 2(V^+ - 1.5 V_C)$

Photo Voltaic-Cell Amplifier



TL/H/9299-23

AC Coupled Inverting Amplifier




$A_v = \frac{R_2}{R_1}$ (As shown, $A_v = 10$)

TL/H/9299-24




Typical Single-Supply Applications ($V^+ = 5.0 V_{DC}$) (Continued)

AC Coupled Non-Inverting Amplifier




TL/H/9299-25

DC Coupled Low-Pass RC Active Filter



TL/H/9299-26

High Input Z, DC Differential Amplifier




TL/H/9299-27

LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902


Typical Single-Supply Applications ($V^+ = 5.0 V_{DC}$) (Continued)

High Input Z Adjustable-Gain DC Instrumentation Amplifier




TL/H/9299-28

Using Symmetrical Amplifiers to Reduce Input Current (General Concept)



TL/H/9299-29


Bridge Current Amplifier



TL/H/9299-30

LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902

Typical Single-Supply Applications ($V^+ = 5.0 V_{DC}$) (Continued)



TLH/8298-31

LM124/LM224/LM324/LM124A/LM224A/LM324A/LM2902





12- and 14-Bit Hybrid Synchro/ Resolver-to-Digital Converters

SDC/RDC1740/1741/1742

FEATURES

- Internal Isolating Transformers
- Military Temperature Range
- Three Accuracy Options
- 14-Bit or 12-Bit Resolution
- High, Continuous Tracking Rate
- 32-Pin Welded Metal Package
- Hermetically Sealed
- Ratiometric Conversion
- Laser Trimmed - No External Adjustment
- Three-State Latched Outputs


APPLICATIONS

- Flight Instrumentation Systems
- Military Servo Control Systems
- Artillery Fire Control Systems
- Avionic Systems
- Antenna Monitoring
- Robotics
- Engine Controllers
- Coordinate Conversion
- Axis Transformation
- CNC Machine Tooling
- Process Control

GENERAL DESCRIPTION

The SDC/RDC1740/1741/1742 are hybrid 14- or 12-bit continuous tracking synchro or resolver to digital converters contained in 32-pin welded metal packages. In the core of this hybrid the conversion process is performed by a monolithic IC manufactured in Analog Devices proprietary BiMOS II process that combines the advantages of CMOS logic and bipolar high accuracy linear circuits on the same chip. Internal isolating micro-transformers are used to provide true isolation of the signal and reference inputs. The 14- or 12-bit digital word is in a three-state digital form available in two bytes. Using separate ENABLE inputs for the most significant 8 bits and the least significant 6 or 4 bits not only simplifies multiplexing of more than one device onto a single data bus, but also enables the INHIBIT input to be used without interrupting the operation of the tracking loop. The converters are hermetically sealed in a 32-pin welded metal package.

SDC/RDC 1740/1741/1742 FUNCTIONAL BLOCK DIAGRAM



MODELS AVAILABLE

The three synchro/resolver-to-digital converters described in this data sheet differ primarily in the areas of resolution, accuracy and dynamic performance as follows:

Model SDC1740XYZ is a 14-bit converter with an overall accuracy of ± 5.3 arc minutes and a resolution of 1.3 arc minutes.

Model SDC1741XYZ is a 12-bit converter with an overall accuracy of ± 15.3 arc minutes and a resolution of 5.3 arc minutes.

Model SDC1742XYZ is a 12-bit converter with an overall accuracy of ± 8.5 arc minutes and a resolution of 5.3 arc minutes.

Each model has two operating temperature ranges, those covering the industrial temperature range (0 to +70°C) and the military temperature range (-55°C to +125°C). The XYZ code defines the option as follows: (X) signifies the operating temperature range, (Y) signifies the reference frequency, (Z) signifies the signal and reference voltage whether it will accept synchro or resolver format. To ensure a high level of reliability each converter receives stringent precap visual inspection, environmental screening and final electrical test.

Military temperature range devices and those processed to high reliability screening standards (suffix B) receive further levels of testing and screening to ensure high levels of reliability. More information about the option codes is given under the heading Ordering Information.

SPECIFICATIONS (typical at 25°C unless otherwise specified)

Parameter	SDC/RDC1740	SDC/RDC1741	SDC/RDC1742	Units	Comments	Notes
CONVERTER PERFORMANCE						
Accuracy	± 5.3 max	± 15.3 max	± 8.5 max	arc min		1, 3
Tracking Rate	27 max	18 min	**	rev/s		4
Resolution	14 (1 LSB = 1.3 arc min)	12 (1 LSB = 5.3 arc min)	**	Bits	Output Coding Parallel Natural Binary	
Signal & Reference Frequency	400	*	*	Hz	Option X1Z Option X4Z	
Repeatability of Position Output	7.6	*	*	LSB		4
Bandwidth	1	*	**	Hz		4
SIGNAL INPUT IMPEDANCE						
9V Signal	200	*	*	k Ω	Resistive Tolerance $\pm 2\%$	4
26V Signal	57.7	*	*	k Ω		4
11.8V Signal	26	*	*	k Ω		4
REFERENCE INPUTS						
Reference Voltage	11.8, 26, 115	*	*	V rms	See Ordering Information	
Reference Impedance		*	*	k Ω	Resistive Tolerance $\pm 5\%$	4
115V Ref	120	*	*	k Ω		4
26V Ref	27	*	*	k Ω		4
11.8V Ref	12.3	*	*	k Ω		4
ACCELERATION CONSTANT						
	56000	80000	**	sec ⁻²	Symbol K _a	4
LARGE STEP RESPONSE						
	85 typ 100 max	60 typ 75 max	**	ms	1 st Step for Settling to 1 LSB of Error	1, 3
POWER LINES						
-V _{CC} = +15V	28 typ 35 max	*	*	mA	Quiescent Condition	1, 3
-V _{CC} = -15V	28 typ 35 max	*	*	mA	Quiescent Condition	1, 3
V _{CC} = 5V	35 typ 56 max	*	*	mA	Quiescent Condition	1, 3
Power Dissipation	1.4 max	*	*	W		
DIGITAL INPUTS /INHIBIT, ENABLE (L, ENABLE M)						
V (Input High)	2 min	*	*	V dc	V _L = +5V	1, 3
V (Input Low)	0.7 max	*	*	V dc	V _L = +5V	1, 3
I (Input High)	20 max	*	*	μ A	V _{OH} = 2.4V	1, 3
I (Input Low)	-400 max	*	*	μ A	V _{OL} = 0.4V	1, 3
ENABLE AND DISABLE TIME						
	80 max	*	*	ns		2, 4
INHIBIT						
Sense	Logic Low to INHIBIT	*	*			
Time to Data Stable (after Negative-Going Edge of INHIBIT)	640 max	*	*	ns		4
BUSY OUTPUT						
Sense	Active Logic High when converter position output changing.					
Timing	Positive going edge 50ns before change in position output.					
Width	400 typ 200 min 600 max	*	*	ns		1, 3
Load	2 min	*	*	TTL		1, 3, 4
DIGITAL OUTPUTS						
Voltage Levels		*	*	V dc	V _L = +5V, I _{OH} = -240 μ A	1, 3
Logic High	2.4 min	*	*	V dc	V _L = +5V I _{OL} = 9.6mA	1, 3
Logic Low	0.4 max	*	*	V dc		
Load	6 max	*	*	TTL		

SDC/RDC1740/1741/1742

Parameter	SDC/RDC1740	SDC/RDC1741	SDC/RDC1742	Units	Comments	Notes
OPERATING TEMPERATURE RANGE Option 5YZ Option 4YZ	0 to +70 -55 to +125	*	*	°C		
DIMENSIONS	1.74 x 1.14 x 0.28 (44.2 x 28.9 x 7.1)	*	*	Inch mm	See Package Information	4
WEIGHT	0.86 max 25 max	*	*	oz grams		4

NOTES
 *Specified over the appropriate operating temperature range and for: (a) ±10% signal and reference amplitude variation; (b) ±10% signal and reference harmonic distortion; (c) ±5% power supply variation; (d) ±10% variation in reference frequency.
 †ENABLE M enables most significant 8 bits.
 ‡ENABLE L enables least significant 4 bits (or 6 bits for SDC/RDC1740).
 §100% tested at nominal values of power supplies, input signal voltages and operating frequency.
 ¶Guaranteed by design.
 *Specifications same as SDC/RDC1740.
 **Specifications same as SDC/RDC1741.
 Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS


+V _S to GND	+17.25V dc
-V _S to GND	-17.25V dc
+V _L to GND	+7V dc
Reference Input HI to GND	±350V dc
Reference Input LO to GND	±350V dc
Common Mode Range	±175V rms
S1, S2, S3, S4 to GND	±350V dc
Any Logical Input to GND	-0.4V to +V _L
Case to GND	±20V dc
Storage Temperature Range	-65°C to +150°C

CAUTION:
 †Correct polarity voltages must be maintained on the +V_S and -V_S pins.
 ‡The +5V power supply must never go below GND potential.


NOTE
 Absolute maximum ratings are those values beyond which damage to the device may occur.

OUTLINE DIMENSIONS

Dimensions shown in inches and mm.



PIN CONFIGURATION



5

PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1-14	Bit 1-14 (1740)	Parallel output data bits.
1-12	Bit 1-12 (1741/1742)	
15	REF LO	Input pins for the reference signal.
16	REF HI	
17	S4 OR N/C	S4 signal input for Resolver option. N/C for Synchro option.
18	S3	Synchro/Resolver input signals.
19	S2	
20	S1	
21	N/C	No Connection.
22	N/C	No Connection.
23	CASE	Should be connected to 0V GND.
24	N/C	No Connection.
25	ENABLE L	ENABLE L enables the 6 or 4 least significant bits.
26	ENABLE M	ENABLE M enables the 8 most significant bits. Logic High sets the output data bits to a high impedance state; a Logic Low presents the data in the latches to the output pins.
27	BUSY	Converter busy. A Logic High output indicates that the output latches are being updated and data should not be transferred.
28	INHIBIT	Logic Low inhibits the data transfer from the counter to the output latches.
29	+V _S	Main positive power supply.
30	0V GND	Power supply ground.
31	-V _S	Main negative power supply.
32	+V _L	Logic power supply.

Bit Number	Weight in Degrees
1 (MSB)	180.0000
2	90.0000
3	45.0000
4	22.5000
5	11.2500
6	5.6250
7	2.8125
8	1.4063
9	0.7031
10	0.3516
11	0.1758
12 (LSB for 1741/1742)	0.0879
13	0.0439
14 (LSB for 1740)	0.0220

Table 1. Bit Weight Table

SDC/RDC1740/1741/1742




Figure 1. Functional Diagram of the SDC/RDC1740/1741/1742

THEORY OF OPERATION

In the synchro-to-digital converter configuration, the 3-wire synchro output should be connected to S1, S2 and S3 on the unit and the Scott T transformer pair will convert these signals into resolver format, i.e.,

$$V_1 = K E_1 \sin \omega t \sin \theta \quad (\text{SIN})$$

$$V_2 = K E_1 \sin \omega t \cos \theta \quad (\text{COS})$$

where θ is the angle of the synchro shaft.

In the resolver-to-digital converter configuration, the 4-wire resolver output should be connected to S1, S2, S3 and S4 on the unit and the transformers will act purely as isolators.

To understand the conversion process, then assume that the current word state of the up-down counter is ϕ .

V_1 is multiplied by $\text{COS}\phi$ and V_2 is multiplied by $\text{SIN}\phi$ to give:

$$K E_1 \sin \omega t \sin \theta \cos \phi$$

$$\text{and } K E_1 \sin \omega t \cos \theta \sin \phi.$$

These signals are subtracted by the error amplifier to give:

$$K E_1 \sin \omega t (\sin \theta \cos \phi - \cos \theta \sin \phi)$$

$$\text{or } K E_1 \sin \omega t \sin (\theta - \phi).$$

A phase sensitive detector, integrator and voltage controlled oscillator (VCO) form a closed loop system which seeks to null $\sin (\theta - \phi)$. The digital output (counter ϕ), then represents the synchro/resolver shaft angle θ within the specified accuracy of the converter.

INHIBIT INPUT

The INHIBIT logic input only inhibits the data transfer from the up-down counter to the output latches and, therefore, does not interrupt the operation of the tracking loop. Releasing the INHIBIT automatically generates a busy pulse to refresh the output data.

ENABLE INPUTS

The ENABLE inputs determine the state of the output data. A Logic High maintains the output data pins in the high impedance condition, and application of a Logic Low presents the data in the latches to the output pins. ENABLE M enables the most significant 8 bits, while ENABLE L enables the least significant 4 bits (6 bits in the SDC/RDC1740). The operation of the ENABLE inputs has no effect on the conversion process.

DATA TRANSFER

Data transfer can be accomplished using either the INHIBIT input or the trailing edge, positive to negative transition of the BUSY pulse output.

The data will be valid 640ns after the application of a Logic Lo to the INHIBIT input. This is regardless of the time when the INHIBIT is applied and allows time for an active busy pulse to clear. By using the ENABLE M and ENABLE L inputs the two bytes of data can be transferred after which the INHIBIT should be returned to a Logic Hi state to enable the output latches to be updated.




Figure 2. Timing Diagram

STANDARD PROCESSING (SYZ OPTION)

As part of the standard manufacturing procedure, all converters receive the following processing:

Process	Conditions
1. Preseal Burn In	64 hrs at +125°C
2. Preseal Visual Inspection	In-house criteria
3. Seal Test, Fine and Gross	In-house criteria
4. Final Electrical Test	Performed at +25°C
Extended temperature range versions receive additional processing as follows:	
Final Electrical Test	Performed at max and min operating temperatures

PROCESSING FOR HIGH RELIABILITY


Process	Conditions
1. Preseal Burn In	64 hrs at +125°C
2. Preseal Visual Inspection	2017
3. Temperature Cycling	10 Cycles, -65°C to +150°C
4. Constant Acceleration	50000g, Y1 Plane
5. Interim Electrical Tests	
6. Operating Burn In	96 hours @ +125°C
7. Seal Test, Fine and Gross	1014
8. Final Electrical Testing (Group A)	Performed at T _{min} , T _{normal} and T _{max}
9. External Visual Inspection	2069

NOTE

Test and screening data can be supplied. Further information on request.

ORDERING INFORMATION

For full definition, the converter part number should be suffixed by an option code. All the standard options and their option codes are shown below. For options not shown, please consult Analog Devices.






CMOS Quad SPST Switches

ADG201A/ADG202A

FEATURES

- 44V Supply Maximum Rating
- ±15V Analog Signal Range
- Low R_{ON} (60Ω)
- Low Leakage (0.5nA)
- Extended Plastic Temperature Range (-40°C to +85°C)
- Low Power Dissipation (33mW)
- Standard 16-Pin Dips and 20-Terminal Surface Mount Packages
- Superior Second Source:
ADG201A Replaces DG201A, HI-201
ADG202A Replaces DG202

ADG201A/ADG202A FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADG201A and ADG202A are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC²MOS process which gives an increased signal handling capability of ±15V. These switches also feature high switching speeds and low R_{ON} .

The ADG201A and ADG202A consist of four SPST switches. They differ only in that the digital control logic is inverted. All devices exhibit break before make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

PRODUCT HIGHLIGHTS

- Extended Signal Range:**
These switches are fabricated on an enhanced LC²MOS process, resulting in high breakdown and an increased analog signal range of ±15V.
- Single Supply Operation:**
For applications where the analog signal is unipolar (0V to 15V), the switches can be operated from a single +15V supply.
- Low Leakage:**
Leakage currents in the range of 500pA make these switches suitable for high precision circuits. The added feature of Break before Make allows for multiple outputs to be tied together for multiplexer applications while keeping leakage errors to a minimum.

ORDERING INFORMATION¹

Temperature Range and Package Options ^{2, 3}		
-40°C to +85°C	-40°C to +85°C	-55°C to +125°C
Plastic DIP (N-16)	Hermetic (Q-16)	Hermetic (Q-16)
ADG201AKN	ADG201ABQ	ADG201ATQ
ADG202AKN	ADG202ABQ	ADG202ATQ
PLCC ⁴ (P-20A)		LCCC ⁵ (E-20A)
ADG201AKP		ADG201ATE
ADG202AKP		ADG202ATE

ADG201A IN	ADG202A IN	SWITCH CONDITION
0	1	ON
1	0	OFF

Table 1. Truth Table

NOTES

- To order MIL-STD-883, Class B processed parts, add 883B to part number. See Analog Devices Military Products Data Book (1987) for military data sheet.
- See Section 14 for package outline information.
- Also available in SOIC packages (ADG201AKR, ADG202AKR).
- PLCC: Plastic Leaded Chip Carrier.
- LCCC: Leadless Ceramic Chip Carrier.

SPECIFICATIONS

($V_{DD} = +15V$, $V_{SS} = -15V$, unless otherwise noted)


Parameter	K Version -40°C to 25°C +85°C		B Version -40°C to 25°C +85°C		T Version -55°C to 25°C +125°C		Units	Test Conditions
	25°C	-40°C to +85°C	25°C	-40°C to +85°C	25°C	-55°C to +125°C		
ANALOG SWITCH								
Analog Signal Range	±15	±15	±15	±15	±15	±15	Volts	-10V ≤ V_I ≤ +10V
R_{ON}	60	145	60	145	60	145	Ω typ Ω max	$I_{IN} = 1.0mA$ Test Circuit 1
R_{ON} vs V_{IN} (V)	20		20		20		nΩ typ	$V_I = 0V$, $I_{IN} = 1mA$
R_{ON} Drift	0.5		0.5		0.5		%°C typ	
R_{ON} Match	5		5		5		% typ	
I_C (OFF)	0.5		0.5		0.5		nA typ	$V_I = ±14V$, $V_O = ±14V$, Test Circuit 2
OFF Input Leakage	2	100	2	100	1	100	nA max	
I_{IN} (OFF)	0.5		0.5		0.5		nA typ	$V_I = ±14V$, $V_O = ±14V$, Test Circuit 2
OFF Output Leakage	2	100	2	100	1	100	nA max	
I_{IN} (ON)	0.5		0.5		0.5		nA typ	$V_I = ±14V$, Test Circuit 3
ON Channel Leakage	2	200	2	200	1	200	nA max	
DIGITAL CONTROL								
V_{IN} Input High Voltage		2.4		2.4		2.4	V min	
V_{IN} Input Low Voltage		0.8		0.8		0.8	V max	
I_{IN} (ON)		1		1		1	μA max	
DYNAMIC CHARACTERISTICS								
t_{ON}	30		30		30		ns typ	
t_{OFF}	300		300		300		ns max	Test Circuit 4
t_{PROP}	250		250		250		ns max	Test Circuit 4
OFF Isolation	80		80		80		dB typ	$V_I = 10V$ p-p, $f = 100kHz$ $R_L = 75Ω$, Test Circuit 6 Test Circuit 7
Channel-to-Channel Crosstalk C_C (OFF)	30		30		30		dB typ	
C_P (OFF)	5		5		5		pF typ	
C_{IN} (ON)	16		16		16		pF typ	
C_{IN} Digital Input Capacitance	5		5		5		pF typ	
Q_{IN} Charge Injection	20		20		20		pC typ	$R_L = 0Ω$, $C_L = 1000pF$, $V_I = 0V$ Test Circuit 5
POWER SUPPLY								
I_{DD}	0.6		0.6		0.6		mA typ	Digital Inputs = V_{IN1} or V_{IN2}
I_{DD}	2		2		2		mA max	
I_{SS}	0.1		0.1		0.1		mA typ	
I_{SS}	0.2		0.2		0.2		mA max	
Power Dissipation	33		33		33		mW max	

NOTES


- Sample tested at 25°C to ensure compliance.
- Specific values subject to change without notice.

PIN CONFIGURATIONS


DIP



LCCC



PLCC



ADG201A/ADG202A

ABSOLUTE MAXIMUM RATINGS*

($T_A = +25^\circ\text{C}$ unless otherwise stated)

V_{DD} to V_{SS}	44V
V_{DD} to GND	25V
V_{SS} to GND	-25V
Analog Inputs¹	
Voltage at S, D	$V_{SS} - 0.3\text{V}$ to $V_{DD} + 0.3\text{V}$
Continuous Current, S or D	30mA
Pulsed Current S or D	70mA
Digital Inputs¹	
Voltage at IN	$V_{SS} - 2\text{V}$ to $V_{DD} + 2\text{V}$ or 20mA, Whichever Occurs First

Power Dissipation (Any Package)	
Up to $+75^\circ\text{C}$	470mW
Derates above $+75^\circ\text{C}$ by	6mW/ $^\circ\text{C}$
Operating Temperature	
Commercial (K Version)	-40°C to $+85^\circ\text{C}$
Industrial (B Version)	-40°C to $+85^\circ\text{C}$
Extended (T Version)	-55°C to $+125^\circ\text{C}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering 10sec)	$+300^\circ\text{C}$

NOTE
¹Overvoltage at IN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.

***COMMENT** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.

CAUTION


ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




7

Typical Performance Characteristics and Test Circuits


The switches are guaranteed functional with reduced single or dual supplies down to 4.5V.




R_{ON} as a Function of V_D (V_S): Dual Supply Voltage



Test Circuit 1



R_{ON} as a Function of V_D (V_S): Single Supply Voltage





Test Circuit 2



LOW INPUT CURRENT LOGIC GATE OPTOCOPLER HCPL-2200

TECHNICAL DATA JANUARY 1986



Features

- COMPATIBLE WITH LSTTL, TTL, AND CMOS LOGIC
- 2.5 MBAUD GUARANTEED OVER TEMPERATURE
- LOW INPUT CURRENT (1.8 mA)
- WIDE V_{CC} RANGE (4.5 TO 20 VOLTS)
- THREE STATE OUTPUT (NO PULLUP RESISTOR REQUIRED)
- GUARANTEED PERFORMANCE FROM 0°C TO +85°C
- INTERNAL SHIELD FOR HIGH COMMON MODE REJECTION
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF U.L. (FILE NO. E55361) FOR DIELECTRIC WITHSTAND PROOF TEST VOLTAGES OF 1440 Vac, 1 MINUTE AND 2500 Vac, 1 MINUTE (OPTION 010).

Applications

- Isolation of High Speed Logic Systems
- Computer-Peripheral Interfaces
- Microprocessor System Interfaces
- Ground Loop Elimination
- Pulse Transformer Replacement
- Isolated Buss Driver
- High Speed Line Receiver

Description

The HCPL-2200 is an optically coupled logic gate that combines a GaAsP LED and an integrated high gain photon detector. The detector has a three state output stage and has a detector threshold with hysteresis. The three state output eliminates the need for a pullup resistor and allows for direct drive of data busses. The hysteresis provides typically 0.1

mA of differential mode noise immunity and eliminates the potential for output signal chatter. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of 1,000 volts/μsec. Higher CMR specifications are available upon request. Improved power supply rejection eliminates the need for special power supply bypassing precautions.


The Electrical and Switching Characteristics of the HCPL-2200 are guaranteed over the temperature range of 0°C to 85°C. The HCPL-2200 is guaranteed to operate over a V_{CC} range of 4.5 volts to 20 volts. Low I_r and wide V_{CC} range allow compatibility with TTL, LSTTL, and CMOS logic. Low I_r and low I_{CC} result in lower power consumption compared to other high speed optocouplers. Logic signals are transmitted with a typical propagation delay of 160 nsec when a 120 pF peaking capacitor is used in parallel with the 1.1kΩ current limiting resistor.

The HCPL-2200 is useful for isolating high speed logic interfaces, buffering of input and output lines, and implementing isolated line receivers in high noise environments.

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V _{CC}	4.5	20	Volts
Enable Voltage High	V _{EH}	2.0	20	Volts
Enable Voltage Low	V _{EL}	0.1	0.8	Volts
Forward Input Current	I _F	1.8	5	mA
Forward Input Current (Typical)	I _{F(TYP)}	1.8	0.1	mA
Operating Temperature	T _A	0	85	°C
Fan Out	N	20	40	TTL Loads

Recommended Circuit Design



The 120 pF capacitor may be omitted in applications where 50 nsec propagation delay is sufficient.

Figure 1. Recommended LSTTL to LSTTL Circuit

Absolute Maximum Ratings

No Derating Required up to 70°C

Storage Temperature	-55°C to +125°C
Operating Temperature	-40°C to +85°C
Lead Solder Temperature	260°C for 10 s
	1.6 mm below seating plane
Average Forward Input Current - I _F	10 mA
Peak Transient Input Current - I _F	1A
	1 μs Pulse Width, 300 pps
Reverse Input Voltage	5V
Supply Voltage - V _{CC}	0.0V min., 20V max
Three State Enable Voltage	
- V _E	-0.5V min., 20V max
Output Voltage - V _O	-0.5V min., 20V max
Total Package Power	
Dissipation - P	210 mW
Average Output Current - I _O	25 mA

Electrical Characteristics

For 0°C ≤ T_A ≤ 85°C, V_{CC} = 4.5 V, I_F = 20 V, I_{EH} = 5 mA, V_{EL} = 0 V, V_{OH} = 20 V, V_{OL} = 0 V, V_E = 0 V, I_O = 0 mA, I_{CC} = 0.1 mA. All Typical at T_A = 25°C, V_{CC} = 5V, I_F = 3 mA unless otherwise specified.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
Logic Low Output Voltage	V _{OL}	2.4	0.5		Volts	I _F = 6.4 mA, 4 TTL Loads	2	
Logic High Output Voltage	V _{OH}				Volts	I _{OH} = -2.6 mA, V _{OL} = V _{CC} - 2.1V	3	
Output Leakage Current - V _{OUT} = V _{CC}	I _{OH}			100	μA	V _O = 5.5V		I _r = 5 mA
				500	μA	V _O = 20V		V _{CC} = 4.5V
Logic High Enable Voltage	V _{EH}	2.0			Volts			
Logic Low Enable Voltage	V _{EL}			0.8	Volts			
Logic High Enable Current	I _{EH}			20	μA	V _{EH} = 2.7V		
				100	μA	V _{EH} = 5.5V		
				604	μA	V _{EH} = 20V		
Logic Low Enable Current	I _{EL}			-0.32	mA	V _{EL} = 0.4V		
Logic Low Supply Current	I _{CCL}			4.5	6.0	mA	V _{CC} = 5.5V	I _r = 0 mA
				5.25	7.5	mA	V _{CC} = 20V	V _E = Don't Care
Logic High Supply Current	I _{CCH}			2.7	4.5	mA	V _{CC} = 5.5V	I _r = 5 mA
				3.1	6.0	mA	V _{CC} = 20V	V _E = Don't Care
High Impedance State Output Current	I _{OZL}			-20	μA	V _O = 2.4V		V _{EH} = 2V, I _r = 0
	I _{OZH}			20	μA	V _O = 5.5V		
				100	μA	V _O = 20V		
				500	μA	V _O = 20V		
Logic Low Short Circuit Output Current	I _{OSL}			25	mA	V _O = V _{CC} = 5.5V		I _r = 0 mA
				40	mA	V _O = V _{CC} = 20V		
Logic High Short Circuit Output Current	I _{OSH}			-10	mA	V _O = V _{CC} = 5.5V		I _r = 5 mA, V _O = GND
				-25	mA	V _O = 20V		
Input Current Hysteresis	I _{hys}			0.12	mA	V _{CC} = 5V		4
Input Forward Voltage	V _F			1.5	1.70	Volts	I _r = 5 mA, T _A = 25°C	5
Input Reverse Breakdown Voltage	V _R			5		Volts	I _r = 10 μA at T _A = 25°C	
Input Diode Temperature Coefficient	$\frac{\Delta V_F}{\Delta T_A}$			-1.7		mV/°C	I _r = 5 mA	
Input-Output Insulation	I _{IO}			1		μA	45% RH, I = 5s, V _{I,O} = 3kV dc, T _A = 25°C	3, 7
	OPT 010			2500		V _{RMS}	RH ≤ 50%, I = 1 min	8
Input-Output Resistance	R _{I,O}			10 ¹²		ohms	V _{I,O} = 500 VDC	3
Input-Output Capacitance	C _{I,O}			0.6		pF	f = 1 MHz, V _{I,O} = 0 VDC	3
Input Capacitance	C _I			90		pF	f = 1 MHz, V _r = 0V, Pins 2 and 3	

*For JEDEC registered parts

Switching Characteristics

For $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 20\text{V}$, $1.8\text{ mA} \leq I_{OL} \leq 5\text{ mA}$, $0.0\text{ mA} \leq I_{OH} \leq 0.1\text{ mA}$. All Typical at $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5\text{V}$, $I_{OL} = 3\text{ mA}$ unless otherwise specified.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low Output Level	t_{PLH}	100	910	1000	ns	Without Peaking Capacitor	7, 8	4, 5
Propagation Delay Time to Logic High Output Level	t_{PLL}	100	1170	1300	ns	Without Peaking Capacitor	7, 8	4, 5
Output Enable Time to Logic High	t_{EHL}	25	25	30	ns	With Peaking Capacitor	8, 10	6
Output Enable Time to Logic Low	t_{ELL}	25	25	30	ns	With Peaking Capacitor	8, 10	6
Output Disable Time from Logic High	t_{DHL}	100	100	100	ns	With Peaking Capacitor	8, 10	6
Output Disable Time from Logic Low	t_{DLL}	80	80	80	ns	With Peaking Capacitor	8, 10	6
Output Rise Time (10-90%)	t_{R10-90}	55	55	55	ns	With Peaking Capacitor	6, 11	7
Output Fall Time (90-10%)	t_{F10-90}	15	15	15	ns	With Peaking Capacitor	6, 11	7
Logic High Common Mode Transient Immunity	CM_{IH}	1000	10,000		V/V	$T_A = 25^{\circ}\text{C}$, $I_O = 1.8\text{ mA}$, $V_{CC} = 5.0\text{ V}$	12, 13	8
Logic Low Common Mode Transient Immunity	CM_{IL}	1000	10,000		V/V	$T_A = 25^{\circ}\text{C}$, $I_O = 0$, $V_{CC} = 5.0\text{ V}$	12, 13	8




Figure 2. Typical Logic Low Output Voltage vs. Temperature




Figure 3. Typical Logic High Output Current vs. Temperature




Figure 4. Output Voltage vs. Forward Input Current




Figure 5. Typical Input Diode Forward Characteristic




Figure 6. Test Circuit for I_{PLH} , I_{PLL} , I_{EHL} , and I_{ELL}




Figure 7. Typical Propagation Delays vs. Temperature




Figure 8. Test Circuit for t_{PLH} , t_{PLL} , t_{EHL} , and t_{ELL}




Figure 9. Typical Logic Low Enable Propagation Delay vs. Temperature



Figure 10. Typical Logic High Enable Propagation Delay vs. Temperature



Figure 11. Typical Rise, Fall Time vs. Temperature




Figure 12. Test Circuit for Common Mode Transient Immunity and Typical Waveforms




Figure 13. Typical Common Mode Transient Immunity vs. Common Mode Transient Amplitude




Figure 14. LSTTL to CMOS Interface Circuit




Figure 15. Recommended LED Drive Circuit




Figure 16. Series LED Drive with Open Collector Gate (6.04 K1) Resistor Shunts I_{OL} from the LED)



- The 120 pF capacitor may be omitted in applications where 500 ns propagation delay is sufficient.
- Notes:
1. Create total package power dissipation, P , linearly above 70°C free air temperature at a rate of $4.5\text{ mW}/^{\circ}\text{C}$.
 2. Duration of output short circuit time should not exceed 10 ms.
 3. Device considered a two terminal device: pins 1, 2, 3 and 4 shorted together, and pins 5, 6, 7 and 8 shorted together.
 4. The t_{PLH} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The t_{PLL} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on the trailing edge of the output pulse.
 5. When the peaking capacitor is omitted, propagation delay times may increase by 100 ns.
 6. CM_{IH} is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state. $V_O < 0.8\text{ V}$.
 7. CM_{IL} is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state. $V_O > 2.0\text{ V}$.
 8. This is a proof test. This rating is equally validated by a 2500 Vac, 1 sec test.
 9. See Option 010 data sheet for more information.



LOW INPUT CURRENT HIGH GAIN OPTOCOUPLEDERS

6N138
6N139

TECHNICAL DATA JANUARY 1986



OPTOCOUPLEDERS

Features

- HIGH CURRENT TRANSFER RATIO—2000% TYPICAL
- LOW INPUT CURRENT REQUIREMENT — 0.5 mA
- TTL COMPATIBLE OUTPUT — 0.1 V VOL TYPICAL
- HIGH COMMON MODE REJECTION — 500 V/μs
- PERFORMANCE GUARANTEED OVER TEMPERATURE 0°C to 70°C
- BASE ACCESS ALLOWS GAIN BANDWIDTH ADJUSTMENT
- HIGH OUTPUT CURRENT — 60 mA
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF U.L. (FILE NO. E55361) FOR DIELECTRIC WITHSTAND PROOF TEST VOLTAGES OF 1440 Vac, 1 MINUTE AND 2500 Vac, 1 MINUTE (OPTION 010).

Description

These high gain series couplers use a Light Emitting Diode and an integrated high gain photon detector to provide extremely high current transfer ratio between input and output. Separate pins for the photodiode and output stage result in TTL compatible saturation voltages and high speed operation. Where desired the Vcc and Vo terminals may be tied together to achieve conventional photodarlington operation. A base access terminal allows a gain bandwidth adjustment to be made.

The 6N139 is for use in CMOS, LSTTL or other low power applications. A 400% minimum current transfer ratio is guaranteed over a 0-70°C operating range for only 0.5 mA of LED current.

The 6N138 is designed for use mainly in TTL applications. Current Transfer Ratio is 300% minimum over 0-70°C for an LED current of 1.6 mA [1 TTL Unit load (U.L.)]. A 300% minimum CTR enables operation with 1 U.L. out with a 2.2 kΩ pull-up resistor.

Applications

- Ground Isolate Most Logic Families — TTL/TTL, CMOS/TTL, CMOS/CMOS, LSTTL/TTL, CMOS/LSTTL
- Low Input Current Line Receiver — Long Line or Parity line
- EIA RS-232C Line Receiver
- Telephone Ring Detector
- 117 Vac Line Voltage Status Indicator — Low Input Power Dissipation
- Low Power Systems — Ground Isolation

Absolute Maximum Ratings*

Storage Temperature	-55°C to +125°C
Operating Temperature	0°C to +70°C
Lead Solder Temperature	260°C for 10s (1.6mm below seating plane)
Average Input Current — I _F	20mA (1)
Peak Input Current — I _F	40mA (50% duty cycle, 1ms pulse width)
Peak Transient Input Current — I _F	1.0A (< 1μs pulse width, 300 pps)
Reverse Input Voltage — V _R	5V
Input Power Dissipation	35mW (2)
Output Current — I _O (Pin 6)	60mA (3)
Emitter-Base Reverse Voltage (Pin 5-7)	0.5V
Supply and Output Voltage — V _{CC} (Pin 8-5), V _O (Pin 6-5)	-0.5 to 7V
6N138	-0.5 to 7V
6N139	-0.5 to 18V
Output Power Dissipation	100mW (4)

See notes, following page.

CAUTION: The small junction sizes inherent to the design of this bipolar component increases the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

*JEDEC Registered Data.

Electrical Specifications

OVER RECOMMENDED TEMPERATURE (T_A = 0°C to 70°C), UNLESS OTHERWISE SPECIFIED

Parameter	Sym	Device	Min.	Typ.**	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR*	6N139	400	3000		%	I _F = 0.5mA, V _O = 0.4V, V _{CC} = 4.5V	3	5, 6
		6N138	500	1800		%	I _F = 1.6mA, V _O = 0.4V, V _{CC} = 4.5V		
Logic Low Output Voltage	VOL	6N139		0.1	0.4	V	I _F = 1.6mA, I _O = 6.4mA, V _{CC} = 4.5V	1, 2	6
		6N138		0.1	0.4	V	I _F = 5mA, I _O = 15mA, V _{CC} = 4.5V		
Logic High Output Current	IOH*	6N139		0.05	100	μA	I _F = 0mA, V _O = V _{CC} = 18V		6
		6N138		0.1	250	μA	I _F = 0mA, V _O = V _{CC} = 7V		
Logic Low Supply Current	I _{CC} L			0.4		mA	I _F = 1.6mA, V _O = Open, V _{CC} = 5V		6
Logic High Supply Current	I _{CC} H			10		nA	I _F = 0mA, V _O = Open, V _{CC} = 5V		6
Input Forward Voltage	V _F *			1.4	1.7	V	I _F = 1.6mA, T _A = 25°C		4
Input Reverse Breakdown Voltage	BV _{IR} *			5		V	I _F = 10μA, T _A = 25°C		
Temperature Coefficient of Forward Voltage	ΔV _F /ΔT _A			-1.3		mV/°C	I _F = 1.6mA		
Input Capacitance	C _{IN}			60		pF	f = 1MHz, V _F = 0		
Input/Output Isolation	I _{IO} *				1	μA	25% H ₁₄ = 5μA, V _O = 3μA dc, T _A = 25°C		7, 11
		OPT 010	V _{ISO}	2500			Vrms	H ₁₄ = 50%, f = 1 min	
Resistance (Input Output)	R _{IO}			10 ¹¹		Ω	V _O = 500Vdc		7
Capacitance (Input Output)	C _{IO}			0.6		pF	f = 1MHz		7

**All tests at T_A = 25°C and V_{CC} = 5V unless otherwise noted.

Switching Specifications

AT T_A = 25°C, V_{CC} = 5V

Parameter	Sym	Device	Min.	Typ	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time To Logic Low at Output	t _{PHL} *	6N139		5	25	μs	I _F = 0.5mA, R _L = 4.7kΩ	9	6, 8
		6N138		0.2	1	μs	I _F = 12mA, R _L = 270Ω		
Propagation Delay Time To Logic High at Output	t _{PLH} *	6N139		18	60	μs	I _F = 0.5mA, R _L = 4.7kΩ	9	6, 8
		6N138		2	7	μs	I _F = 12mA, R _L = 270Ω		
Common Mode Transient Immunity at Logic High Level Output	CM _H				500	V/μs	I _F = 0mA, R _L = 2.2kΩ, R _{CC} = 0, N _{cm} = 10V _{pp}	10	9, 10
					500	V/μs	I _F = 1.6mA, R _L = 2.2kΩ, R _{CC} = 0, N _{cm} = 10V _{pp}		

- NOTES
1. Derate linearly above 50°C free air temperature at a rate of 0.4mA/°C
 2. Derate linearly above 50°C free air temperature at a rate of 0.7mW/°C
 3. Derate linearly above 25°C free air temperature at a rate of 0.7mA/°C
 4. Derate linearly above 25°C free air temperature at a rate of 2.0mW/°C
 5. DC CURRENT TRANSFER RATIO is defined as the ratio of output collector current, I_O, to the forward LED input current, I_F, times 100%.
 6. Pin 7 Open
 7. Device considered a two-terminal device. Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
 8. Use of a resistor between pin 5 and 7 will decrease gain and delay time. See Application Note 951.1 for more details.
 9. Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV_{cm}/dt on the leading edge of the common mode pulse, V_{cm}, to assure that the output will remain in a Logic High state (i.e., V_O > 2.0V). Common mode transient immunity in Logic Low level is the maximum tolerable (negative) dV_{cm}/dt on the trailing edge of the common mode pulse signal, V_{cm}, to assure that the output will remain in a Logic Low state (i.e., V_O < 0.8V).
 10. In applications where dV/dt may exceed 50,000V/μs (such as static discharge) a series resistor, R_{CC}, should be included to protect the detector IC from destructively high surge currents. The recommended value is: R_{CC} = $\frac{1V}{0.15 \mu A \cdot t}$ Ω.
11. This is a proof test. This rating is equally validated by a 2500 Vac, 1 sec. test.
12. See Opt or 010 data sheet for more information.




Figure 1. 6N138/6N139 DC Transfer Characteristics




Figure 2. Current Transfer Ratio vs Forward Current 6N138/6N139



Figure 3. 6N138/6N139 Output Current vs Input Diode Forward Current




Figure 4. Input Diode Forward Current vs Forward Voltage.




Figure 5. Propagation Delay vs. Temperature.




Figure 6. Non Saturated Rise and Fall Times vs. Load Resistance.

OPTOCOUPLERS

TLO70, TLO70A, TLO71, TLO71A, TLO71B,
TLO72, TLO72A, TLO72B, TLO74, TLO74A, TLO74B, TLO75
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

07393 SEPTEMBER 1978 - REVISED JANUARY 1988

19 DEVICES COVER COMMERCIAL, INDUSTRIAL, AND MILITARY TEMPERATURE RANGES

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion . . . 0.03% Typ
- Common-Mode Input Voltage Range Includes VCC +
- Low Noise . . . $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$ Typ
- High Input Impedance . . . JFET-Input Stage
- Internal Frequency Compensation (Except TLO70, TLO70A)
- Latch-Up-Free Operation
- High Slew Rate . . . 13 V/ μs Typ

Description

The JFET-input operational amplifiers in the TLO7__ series are designed as low-noise versions of the TLO8__ series amplifiers with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TLO7__ series ideally suited as amplifiers for high-fidelity and audio preamplifier applications. Each amplifier features JFET-inputs (for high input impedance) coupled with bipolar output stages all integrated on a single monolithic chip.

The M suffix devices are characterized for operation over the full military temperature range of -55°C to $+125^\circ\text{C}$. The I suffix devices are characterized for operation from -40°C to 85°C , and the C suffix devices are characterized for operation from 0°C to 70°C .

AVAILABLE OPTIONS


T _A	V _{IO} MAX AT 25°C	PACKAGE							
		SMALL OUTLINE (DI)	CHIP CARRIER (FK)	CERAMIC DIP (LJ)	CERAMIC DIP (LJI)	METAL CAN (IL)	PLASTIC DIP (INI)	PLASTIC DIP (IP)	FLAT PACK (IW)
0°C to 70°C	10 mV	TLO70CD			TLO70CJG			TLO70CP	
	6 mV	TLO70ACD			TLO70ACJG			TLO70ACP	
	10 mV	TLO71CD			TLO71CJG			TLO71CP	
	6 mV	TLO71ACD			TLO71ACJG			TLO71ACP	
	3 mV	TLO71BCD			TLO71BCJG			TLO71BCP	
	10 mV	TLO72CD			TLO72CJG			TLO72CP	
-40°C to 85°C	6 mV	TLO72ACD			TLO72ACJG			TLO72ACP	
	3 mV	TLO72BCD			TLO72BCJG			TLO72BCP	
	10 mV	TLO74CD		TLO74CJ			TLO74CN		
-55°C to 125°C	6 mV	TLO74ACD		TLO74ACJ			TLO74ACN		
	3 mV	TLO74BCD		TLO74BCJ			TLO74BCN		
	10 mV						TLO75CN		
-40°C to 85°C	6 mV	TLO70ID			TLO70IJG			TLO70IP	
	6 mV	TLO71ID			TLO71IJG			TLO71IP	
	6 mV	TLO72ID			TLO72IJG			TLO72IP	
	6 mV	TLO74ID		TLO74IJ			TLO74IN		
-55°C to 125°C	6 mV		TLO71MFK		TLO71MJG	TLO71ML			
	6 mV		TLO72MFK		TLO72MJG	TLO72ML			
	9 mV		TLO74MFK		TLO74MJ			TLO74MW	

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLO71CDR).

Operational Amplifiers

Operational Amplifiers

TLO70, TLO70A, TLO71, TLO71A, TLO71B,
TLO72, TLO72A, TLO72B, TLO74, TLO74A, TLO74B, TLO75
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1983, Texas Instruments Incorporated


2-387

2-388


TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

TL070, TL070A, TL071, TL071A, TL071B,
TL072, TL072A, TL072B, TL074, TL074A, TL074B, TL075
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

schematic (each amplifier)



Symbols



TL070, TL070A, TL071, TL071A, TL071B,
TL072, TL072A, TL072B, TL074, TL074A, TL074B, TL075
LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	TL07_M	TL07_I	TL07_C TL07_AC TL07_BC	UNIT
Supply voltage V_{CC+} (see Note 1)	18	18	18	V
Supply voltage V_{CC-} (see Note 1)	-18	-18	-18	V
Differential input voltage (see Note 2)	± 30	± 30	± 30	V
Input voltage (see Notes 1 and 2)	± 15	± 15	± 15	V
Duration of output short circuit (see Note 4)	unlimited	unlimited	unlimited	
Continuous total dissipation	See Dissipation Rating Table			
Operating free-air temperature range	-55 to 125	-55 to 125	0 to 70	$^{\circ}$ C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	$^{\circ}$ C
Case temperature for 90 seconds	J, K package	260		$^{\circ}$ C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J, JL, M package	300	300	$^{\circ}$ C
	W package		300	$^{\circ}$ C
	D, N package		260	$^{\circ}$ C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	P package		260	$^{\circ}$ C
	L package	300		$^{\circ}$ C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^{\circ}\text{C}$ POWER RATING	DERATING FACTOR	DERATE ABOVE T_A	$T_A = 70^{\circ}\text{C}$ POWER RATING	$T_A = 85^{\circ}\text{C}$ POWER RATING	$T_A = 125^{\circ}\text{C}$ POWER RATING
D (8-pin)	680 mW	8.8 mW/ $^{\circ}\text{C}$	33 $^{\circ}\text{C}$	464 mW	377 mW	N.A.
D (14-pin)	680 mW	7.6 mW/ $^{\circ}\text{C}$	60 $^{\circ}\text{C}$	608 mW	494 mW	N.A.
FK	680 mW	11.0 mW/ $^{\circ}\text{C}$	88 $^{\circ}\text{C}$	680 mW	680 mW	275 mW
J (TL07_M)	680 mW	11.0 mW/ $^{\circ}\text{C}$	88 $^{\circ}\text{C}$	680 mW	680 mW	275 mW
J (all others)	680 mW	8.2 mW/ $^{\circ}\text{C}$	87 $^{\circ}\text{C}$	656 mW	533 mW	N.A.
JG (TL07_M)	680 mW	8.4 mW/ $^{\circ}\text{C}$	89 $^{\circ}\text{C}$	672 mW	546 mW	210 mW
JG (all others)	680 mW	6.8 mW/ $^{\circ}\text{C}$	47 $^{\circ}\text{C}$	528 mW	429 mW	N.A.
L	680 mW	6.8 mW/ $^{\circ}\text{C}$	25 $^{\circ}\text{C}$	528 mW	429 mW	185 mW
N	680 mW	9.2 mW/ $^{\circ}\text{C}$	76 $^{\circ}\text{C}$	680 mW	598 mW	N.A.
P	680 mW	8.0 mW/ $^{\circ}\text{C}$	65 $^{\circ}\text{C}$	640 mW	520 mW	N.A.
W	680 mW	8.0 mW/ $^{\circ}\text{C}$	65 $^{\circ}\text{C}$	640 mW	520 mW	200 mW




LF444A/LF444 Quad Low Power JFET Input Operational Amplifier

General Description

The LF444 quad low power operational amplifier provides many of the same AC characteristics as the industry standard LM148, while greatly improving the DC characteristics of the LM148. The amplifier has the same bandwidth, slew rate, and gain (10 k Ω load) as the LM148 and only draws one fourth the supply current of the LM148. In addition, the well matched high voltage JFET input devices of the LF444 reduce the input bias and offset currents by a factor of 10,000 over the LM148. The LF444 also has a very low equivalent input noise voltage for a low power amplifier. The LF444 is pin compatible with the LM148 allowing an immediate 4 times reduction in power drain in many applications. The LF444 should be used wherever low power dissipation and good electrical characteristics are the major considerations.


Simplified Schematic



Features

- 1/4 supply current of a LM148 200 μ A/Amplifier (max)
- Low input bias current 50 pA (max)
- High gain bandwidth 1 MHz
- High slew rate 1 V/ μ s
- Low noise voltage for low power 35 nV/ \sqrt{Hz}
- Low input noise current 0.01 pA/ \sqrt{Hz}
- High input impedance $10^{12}\Omega$
- High gain $V_O = \pm 10V, R_L = 10k$ 50k (min)

Connection Diagram



Ordering Information

LF444XYZ

- X indicates electrical grade
- Y indicates temperature range
- M for military, "C" for commercial
- Z indicates package type "D", "M" or "N"

Order Number LF444AMD, LF444CD, LF444CJ,
LF444CM, LF444CWM, LF444ACN or LF444CN
See NS Package Number D14E, J14A, M14A, M14B or
N14A



LF444A/LF444

LF444A/LF444

Absolute Maximum Ratings

If Military/Aerospace specified devices are required contact the National Semiconductor Sales Office/Distributors for availability and specifications.

	LF444A	LF444
Supply Voltage	$\pm 22V$	$\pm 18V$
Differential Input Voltage	$\pm 20V$	$\pm 17V$
Input Voltage Range (Note 1)	$\pm 15V$	$\pm 12V$
Output Short Circuit Duration (Note 2)	Continuous	Continuous
Power Dissipation (Notes 3 and 4)	D Package 500 mW	N Package 610 mW
T_J max	150°C	115°C
P_A (Typical)	100°C/W	85°C/W

	D Package (Note 4)	N Package (Note 4)
Operating Temperature Range		
Storage Temperature Range	$-65^\circ C \leq T_A \leq 150^\circ C$	
Lead Temperature (DIP) (Soldering 10 sec)	270°C	270°C
ESD rating to be determined		
Soldering Information		
Dual In-Line Package (Soldering 10 sec)	270°C	270°C
Small Outline Package Vapor Phase (10 sec)	235°C	235°C
Infrared (15 sec)	220°C	220°C

See AN 450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

DC Electrical Characteristics (Note 5)


Symbol	Parameter	Conditions	LF444A		LF444		Units	
			Min	Typ	Max	Min		Typ
V_{OS}	Input Offset Voltage	$R_S = 10k, T_A = 25^\circ C$		2	5	3	10	mV
		$0^\circ C \leq T_A \leq +70^\circ C$			6.5		12	mV
		$-55^\circ C \leq T_A \leq +125^\circ C$			8			mV
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	$R_S = 10k\Omega$		10		10	$\mu V/^\circ C$	
I_{OS}	Input Offset Current	$V_S = \pm 15V$ (Notes 5, 6)		5	25	5	50	nA
		$T_J = 25^\circ C$						
		$T_J = 70^\circ C$			1.5		1.5	nA
I_b	Input Bias Current	$V_S = \pm 15V$ (Notes 5, 6)		10	50	10	100	nA
		$T_J = 25^\circ C$						
		$T_J = 70^\circ C$			3		3	nA
R_{IN}	Input Resistance	$T_J = 25^\circ C$		10^{12}		10^{12}		Ω
		$T_J = 125^\circ C$						
		Over Temperature		25		15		Ω
A_{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V, V_O = \pm 10V, R_L = 10k\Omega, T_A = 25^\circ C$		50	100	25	100	V/V
		Over Temperature						V/V
V_{O1}	Output Voltage Swing	$V_S = \pm 15V, R_L = 10k\Omega$		± 12	± 13	± 12	± 13	V
V_{CM}	Input Common-Mode Voltage Range			± 16	$+18$	± 11	$+14$	V
						-17	-12	V
CMRR	Common-Mode Rejection Ratio	$R_C = 10k\Omega$		80	100	70	95	dB
PSRR	Supply Voltage Rejection Ratio	(Note 7)		80	100	70	90	dB
I_S	Supply Current			0.6	0.8	0.8	1.0	mA

AC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	LF444A			LF444			Units
			Min	Typ	Max	Min	Typ	Max	
	Amplifier-to-Amplifier Coupling			-120		-120			dB
SR	Slew Rate	$V_S = \pm 15V, T_A = 25^\circ C$		1		1			V/ μs
GBW	Gain-Bandwidth Product	$V_S = \pm 15V, T_A = 25^\circ C$		1		1			MHz
	Equivalent Input Noise Voltage	$T_A = 25^\circ C, R_S = 100\Omega, f = 1kHz$		35		35			nV/ \sqrt{Hz}
	Equivalent Input Noise Current	$T_A = 25^\circ C, f = 1kHz$		0.01		0.01			pA/ \sqrt{Hz}


- Note 1: Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage.
- Note 2: Any of the signal outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
- Note 3: For operating at elevated temperature, these devices must be derated based on a thermal resistance of θ_{JA} .
- Note 4: The LF444 is available in both the commercial temperature range ($0^\circ C < T_A < 70^\circ C$) and the military temperature range ($-55^\circ C < T_A < 125^\circ C$). The LF444 is available in the commercial temperature range only. The temperature range is designated by the position just before the package type in the device code. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in D, N, and Q packages only.
- Note 5: Unless otherwise specified, the specifications apply over the full temperature range and for $V_S = \pm 20V$ for the LF444A and for $V_S = \pm 15V$ for the LF444. V_{CM} and V_{CM2} are measured at $V_{CM} = 0$.
- Note 6: The input bias currents are junction leakage currents which approximately double for every $10^\circ C$ increase in the junction temperature T_J . Due to limited junction area, the input bias currents measured in normal operation in junction temperature in normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation. $P_D, T_J = T_A + \theta_{JA} P_D$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if the junction temperature is to be kept to a minimum.
- Note 7: Slew rate (rise time) is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from $V_{CM} = 15V$ to the LF444 and from $1.2V$ to $1.5V$ for the LF444A.
- Note 8: Refer to H113444A for LF444AM military specifications.
- Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical Performance Characteristics




T₁ H-9156-3

Typical Performance Characteristics (Continued)



TL71H15A-4

Detailed Schematic



LF444A/LF444




MJE520

PLASTIC MEDIUM POWER NPN
SILICON TRANSISTOR

Designed for use in general purpose amplifier and switching circuits. Recommended for use in 5 to 10 watt audio amplifiers using complementary symmetry circuits.

- DC Current Gain - $h_{FE} = 25$ (Min) @ $I_C = 1.0$ A
- Complementary to PNP MJE370

3 AMPERE
POWER TRANSISTOR
NPN SILICON
30 VOLTS
25 WATTS



NOTES:
1. DIMENSIONS AND TOLERANCES PER MIL-STD-203B.
2. CONTROLLING DIMENSION IS INCHES.

CHARACTERISTIC	MIN.	TYP.	MAX.
h_{FE} (DC CURRENT GAIN)	25	50	100
$V_{CE(sat)}$ (COLLECTOR-EMITTER SATURATED VOLTAGE)	0.2	0.3	0.4
$V_{BE(sat)}$ (EMITTER-BASE SATURATED VOLTAGE)	0.7	0.8	0.9
V_{CE} (MAXIMUM COLLECTOR-EMITTER VOLTAGE)	30		
I_C (MAXIMUM COLLECTOR CURRENT)	3.0		
I_B (MAXIMUM BASE CURRENT)	2.0		
P_D (MAXIMUM POWER DISSIPATION)	25		
T_j (MAXIMUM JUNCTION TEMPERATURE)	150		

CASE 77-06
TO-225AA TYPE

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE}	30	Vm
Collector-Base Voltage	V_{CB}	30	Vm
Emitter-Base Voltage	V_{EB}	±10	Vm
Collector Current - Continuous	I_C	3.0	A
Base Current - Continuous	I_B	2.0	A
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (Derate above 25°C)	P_D	25	Watts
Operating and Storage Junction Temperature Range	T_j, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance Junction to Case	θ_{JC}	5.0	$^\circ\text{C/W}$


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Saturation Voltage (1)	$V_{CE(sat)}$	0.2	0.4	Vdc
Collector-Base Cutoff Current	I_{CBO}	—	100	μA
Emitter-Base Cutoff Current	I_{EBO}	—	100	μA
ON CHARACTERISTICS				
DC Current Gain (1)	h_{FE}	25	—	—

(1) Pulse Test: Pulse Width ≤ 200 μs , Duty Cycle $\leq 5\%$

MJE520

FIGURE 1 - ACTIVE REGION SAFE OPERATING AREA



The data of Figure 1, based on $T_{case} = 140^\circ\text{C}$, $T_C = 25^\circ\text{C}$ are valid depending on conditions. Second breakdown curves are provided for duty cycles up to 10% provided $T_{case} \leq 110^\circ\text{C}$. At high case temperatures, thermal limits are not shown. The second breakdown curve is shown to indicate the limitations imposed by second breakdown.

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate the T_C limit of the transistor that must be observed for reliable operation. i.e. the transistor must not be subjected to greater dissipation than the curves indicate.

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGE





FIGURE 4 - THERMAL RESPONSE



Designer's Data Sheet
Power Field Effect Transistor
N-Channel Enhancement
Mode Silicon Gate TMOS


These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM4N45
MTM4N50
MTP4N45
MTP4N50

TMOS POWER FETs
4 AMPERES
 $r_{DS(on)}$ = 1.5 OHMS
450 and 500 VOLTS



MTM4N45
MTM4N50
CASE 1-05
TO-204AA
(TO-3)



MTP4N45
MTP4N50
CASE 221A-02
TO-220AB

MAXIMUM RATINGS

Rating	Symbol	MTM4N45 / MTP4N50		Unit
		MTM4N45 / MTP4N45	MTM4N50 / MTP4N50	
Drain-Source Voltage	V_{DS}	450	500	Vdc
Drain-Gate Voltage ($I_{DSS} = 1$ mA)	V_{DG}	450	500	Vdc
Gate-Source Voltage	V_{GS}	±20		Vdc
Drain Current Continuous Pulsed	I_D I_{DM}	4 10		Adc
Total Power Dissipation — $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.8		Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance		°C/W	
Junction to Case	$R_{\theta JC}$	1.67	
Junction to Ambient	$R_{\theta JA}$	30	
		62.5	
		275	°C

Maximum Lead Temperature for Soldering Processes, 1.8" from case for 5 seconds

Designer's Data for Worst Case Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate circuit design.

ELECTRICAL CHARACTERISTICS (at 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Saturation Voltage ($V_{GS} = 0$ V, $I_{DSS} = 4$ A)	$V_{DS(sat)}$	4.0	—	Vdc
Zero-Gate-Source Drain Current ($V_{GS} = 0$ V, $V_{DS} = 50$ V, $I_{DSS} = 4$ A)	I_{DSS}	—	0.5	mA
Gate-Bulk Leakage Current (Forward) ($V_{GS} = 20$ V, $V_{DS} = 0$ V)	I_{GFS}	—	100	nA
Gate-Bulk Leakage Current (Reverse) ($V_{GS} = -20$ V, $V_{DS} = 0$ V)	I_{GSR}	—	100	nA

ON CHARACTERISTICS*				
Gate Threshold Voltage ($V_{GS} = V_{DS} = I_D = 1$ mA, $T_J = 100^\circ\text{C}$)	$V_{GS(th)}$	2	4	Vdc
Static Drain-Source On Resistance ($V_{GS} = 10$ V, $I_D = 2$ A)	$r_{DS(on)}$	—	1.5	ohms
Drain-Source On Voltage ($V_{GS} = 10$ V, $I_D = 4$ A, $T_J = 100^\circ\text{C}$) ($I_D = 2$ A, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	—	1.5	Vdc
Forward Transconductance ($V_{DS} = 15$ V, $I_D = 2$ A)	g_{fs}	1.5	—	mA/V

DYNAMIC CHARACTERISTICS				
Input Capacitance	C_{iss}	—	1200	pF
Output Capacitance ($V_{DS} = 25$ V, $V_{GS} = 0$, $f = 1$ MHz)	C_{oss}	—	300	pF
Reverse Transfer Capacitance	C_{rss}	—	80	pF

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)				
Turn-On Delay Time	t_{don}	—	50	nS
Rise Time	t_r	—	100	nS
Turn-Off Delay Time	t_{doff}	—	200	nS
Fall Time	t_f	—	100	nS
Total Gate Charge	Q_g	22 (Typ)	32	nC
Gate-Source Charge	Q_{gs}	12 (Typ)	—	nC
Gate-Drain Charge	Q_{gd}	10 (Typ)	—	nC

SOURCE DRAIN DIODE CHARACTERISTICS*				
Forward On Voltage ($I_S = \text{Rated } I_D$, $V_{GS} = 0$)	V_{SD}	1.1 (Typ)	1.4	Vdc
Forward Turn-On Time	t_{on}	Limited by stray inductance		
Reverse Recovery Time	t_{rr}	210 (Typ)	—	nS

INTERNAL PACKAGE INDUCTANCE (TO-204)				
Internal Drain Inductance (Measured from the contact screw on the pinister closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	nH

INTERNAL PACKAGE INDUCTANCE (TO-220)				
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	L_s	7.5 (Typ)	—	nH

*Pulse Test: Pulse Width < 300 μ s, Duty Cycle = 2%

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain to source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note AN569, "Transient Thermal Resistance- General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SSOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, $I_{D(SW)}$ and the breakdown voltage $V_{DS(BR)}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response




Figure 11 Capacitance Variation




Figure 12 Gate Charge versus Gate-to-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14 Switching Waveforms

OUTLINE DIMENSIONS



NPN
TIP120
TIP121
TIP122

PNP
TIP125
TIP126
TIP127

PLASTIC MEDIUM POWER
COMPLEMENTARY SILICON TRANSISTORS

- designed for general purpose amplifier and low speed switching applications
- High DC Current Gain -
 $\beta_{DC} = 2500$ (Typ) @ $I_C = 4.0$ A
- Collector Emitter Sustaining Voltage - @ 100 mA
VCE(sust) = 60 Vdc (Min) - TIP120, TIP125
= 80 Vdc (Min) - TIP121, TIP126
= 100 Vdc (Min) - TIP122, TIP127
- Low Collector Emitter Saturation Voltage -
VCE(sat) = 2.0 Vdc (Max) @ $I_C = 3.0$ A
= 4.0 Vdc (Max) @ $I_C = 5.0$ A
- Monolithic Construction with Built In Base Emitter Shunt Resistors
- TO 220AB Compact Package
- TO 66 Leadform Also Available


*MAXIMUM RATINGS

Rating	Symbol	TIP120 TIP125	TIP121 TIP126	TIP122 TIP127	Unit
Collector Emitter Voltage	VCE(s)	60	80	100	Vdc
Collector Base Voltage	VCB	60	80	100	Vdc
Emitter Base Voltage	5.0			Vdc	
Collector Current - Continuous	IC	5.0			A
Base Current	IB	170			mA
Total Power Dissipation @ TC = 25°C	PD	65			Watts
Derate above 25°C		0.82			W/°C
Total Power Dissipation @ TA = 25°C	PD	7.0			Watts
Derate above 25°C		0.016			W/°C
Unclamped Inductive Load Energy (1)	E	50			mJ
Operating and Storage Junction Temperature Range	TJ, Tstg	-65 to +150			°C

THEMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.07	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	67.5	°C/W

(1) IC = 1 A, L = 100 mH, P.F.F. = 10 Hz, VCE = 20 V, IBF = 100 μ A



DARLINGTON
5 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS

60 80 100 VOLTS
65 WATTS




TABLE 1
1. BONDING AND TOLERANCE PER ALL PINS
2. CONTROL AND SERVICE PINS
3. DO NOT FORCE A FIT ON ANY PINS
4. USE PRECISION METRIC DIMENSIONS

Symbol	Value	Symbol	Value
1	0.10	10	0.10
2	0.10	11	0.10
3	0.10	12	0.10
4	0.10	13	0.10
5	0.10	14	0.10
6	0.10	15	0.10
7	0.10	16	0.10
8	0.10	17	0.10
9	0.10	18	0.10
10	0.10	19	0.10
11	0.10	20	0.10
12	0.10	21	0.10
13	0.10	22	0.10
14	0.10	23	0.10
15	0.10	24	0.10
16	0.10	25	0.10
17	0.10	26	0.10
18	0.10	27	0.10
19	0.10	28	0.10
20	0.10	29	0.10
21	0.10	30	0.10
22	0.10	31	0.10
23	0.10	32	0.10
24	0.10	33	0.10
25	0.10	34	0.10
26	0.10	35	0.10
27	0.10	36	0.10
28	0.10	37	0.10
29	0.10	38	0.10
30	0.10	39	0.10
31	0.10	40	0.10
32	0.10	41	0.10
33	0.10	42	0.10
34	0.10	43	0.10
35	0.10	44	0.10
36	0.10	45	0.10
37	0.10	46	0.10
38	0.10	47	0.10
39	0.10	48	0.10
40	0.10	49	0.10
41	0.10	50	0.10
42	0.10	51	0.10
43	0.10	52	0.10
44	0.10	53	0.10
45	0.10	54	0.10
46	0.10	55	0.10
47	0.10	56	0.10
48	0.10	57	0.10
49	0.10	58	0.10
50	0.10	59	0.10
51	0.10	60	0.10
52	0.10	61	0.10
53	0.10	62	0.10
54	0.10	63	0.10
55	0.10	64	0.10
56	0.10	65	0.10
57	0.10	66	0.10
58	0.10	67	0.10
59	0.10	68	0.10
60	0.10	69	0.10
61	0.10	70	0.10
62	0.10	71	0.10
63	0.10	72	0.10
64	0.10	73	0.10
65	0.10	74	0.10
66	0.10	75	0.10
67	0.10	76	0.10
68	0.10	77	0.10
69	0.10	78	0.10
70	0.10	79	0.10
71	0.10	80	0.10
72	0.10	81	0.10
73	0.10	82	0.10
74	0.10	83	0.10
75	0.10	84	0.10
76	0.10	85	0.10
77	0.10	86	0.10
78	0.10	87	0.10
79	0.10	88	0.10
80	0.10	89	0.10
81	0.10	90	0.10
82	0.10	91	0.10
83	0.10	92	0.10
84	0.10	93	0.10
85	0.10	94	0.10
86	0.10	95	0.10
87	0.10	96	0.10
88	0.10	97	0.10
89	0.10	98	0.10
90	0.10	99	0.10
91	0.10	100	0.10

CASE 221A-01
TO-220AB

TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average limits from temperature and second breakdown. Safe operating area curves indicate IC vs VCE limits of the transistor that must be observed for various pulse widths. The limits that must not be exceeded for greater dissipation than the curves indicate.

The data of Figure 5 is based on Tj = 25°C. To increase operating temperature limits, second breakdown pulse limits are set for duty cycles to 10% period. Tj = 25°C. To increase limits calculated from the data in Figure 4, a high duty cycle requires thermal limitations and reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - SMALL SIGNAL CURRENT GAIN






FIGURE 7 - CAPACITANCE



TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP




NPN
MJE200
PNP
MJE210

COMPLEMENTARY SILICON POWER
PLASTIC TRANSISTORS

Designed for low voltage, low power, high speed applications.

- Low Collector-Emitter Saturation Voltage
V_{CE(sat)} = 0.2 Vdc (I_C = 10 mA)
- High DC Current Gain (I_C = 10 mA, I_B = 1 mA)
h_{FE} = 100 (I_C = 10 mA, I_B = 1 mA)
- Low Collector-Emitter Saturation Voltage
V_{CE(sat)} = 0.2 Vdc (I_C = 5 mA)
- High Current Gain - Base with Positive
I_B = 0.5 mA (I_C = 10 mA)
- Angular Construction for Low Leakage - I_{CBO} = 100 nA @ V_{CE}

5 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON
25 VOLTS
15 WATTS



NOTES:
1. DIMENSIONS AND TOLERANCES ARE IN MILLIMETERS.
2. CONTROLLING DIMENSIONS ARE IN INCHES.

Symbol	Value	Unit
A	0.10	mm
B	0.10	mm
C	0.10	mm
D	0.10	mm
E	0.10	mm
F	0.10	mm
G	0.10	mm
H	0.10	mm
I	0.10	mm
J	0.10	mm
K	0.10	mm
L	0.10	mm
M	0.10	mm
N	0.10	mm
O	0.10	mm
P	0.10	mm
Q	0.10	mm
R	0.10	mm
S	0.10	mm
T	0.10	mm
U	0.10	mm
V	0.10	mm
W	0.10	mm
X	0.10	mm
Y	0.10	mm
Z	0.10	mm

CASE 77-05
TO 225AA TYPE

MJE200, NPN, MJE210, PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 10 mA, I _B = 0)	V _{CE(sust)}	25	-	Vdc
Collector Cutoff Current (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _C = 0, T _J = 125°C)	I _{CBO}	-	100 100	nA μA
Emitter Cutoff Current (V _{BE} = 0 Vdc, I _C = 0)	I _{EBO}	-	100	nA
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 500 mA, V _{CE} = 10 Vdc) (I _C = 20 A, V _{CE} = 10 Vdc) (I _C = 5.0 A, V _{CE} = 20 Vdc)	h _{FE}	70 45 10	180	-
Collector-Emitter Saturation Voltage (1) (I _C = 500 mA, I _B = 50 mA) (I _C = 20 A, I _B = 200 mA) (I _C = 5.0 A, I _B = 1.0 A)	V _{CE(sat)}	-	0.3 0.75 1.4	Vdc
Base-Emitter Saturation Voltage (1) (I _C = 5.0 A, I _B = 1.0 A)	V _{BE(sat)}	-	2.5	Vdc
Base-Emitter On Voltage (1) (I _C = 2.0 A, V _{CE} = 10 Vdc)	V _{BE(on)}	-	1.6	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product (2) (I _C = 100 mA, V _{CE} = 10 Vdc, f _{test} = 10 MHz)	f _T	0.5	-	MHz
Output Capacitance (V _{CE} = 10 Vdc, I _C = 0, f = 0.1 MHz)	C _{out}	-	80 120	pF

(1) Pulse test. Pulse Width = 100 μs. Duty Cycle = 2.0%.
(2) f_T = |h_{FE}| × f_{test}

FIGURE 2 - SWITCHING TIME TEST CIRCUIT




FIGURE 3 - TURN ON TIME




FIGURE 4 - THERMAL RESPONSE




FIGURE 5 - ACTIVE REGION; SAFE OPERATING AREA



There are two limitations on the power handling capability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate IC limits that must be observed for reliable operation. These limits must not be exceeded in greater dissipation applications. The data of Figure 5 is based on Tjmax = 100°C depending on conditions. Secondary breakdown limits for duty ratios to 10% are based on Tjmax = 100°C calculated from the data in Figure 4. As expected, thermal limitations will reduce the power that can be dissipated at values less than the limitations imposed by secondary breakdown.

FIGURE 6 - TURN OFF TIME





FIGURE 7 - CAPACITANCE



NPN
MJE200




FIGURE 8 - DC CURRENT GAIN

PNP
MJE210




FIGURE 9 - ON VOLTAGE







FIGURE 10 - TEMPERATURE COEFFICIENTS



Designer's Data Sheet

SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS

These transistors are designed for high voltage, high-speed switching of inductive circuits where fall time and RBSOA are critical. They are particularly well suited for line-operated switch mode applications.

The MJE16004 and MJH16004 are high gain versions of the MJE16002 and MJH16002 for applications where drive current is limited.

Typical Applications

- Switching Regulators
- High Resolution Deflection Circuits
- Inverters
- Motor Drives
- Fast Switching Speeds
 - 50 ns Inductive Fall Time @ 75°C (Typ)
 - 70 ns Crossover Time @ 75°C (Typ)
- 100°C Performance Specified for Reverse-Biased SOA, Inductive Switching Times, Saturation Voltages, Leakage Currents

MAXIMUM RATINGS

Rating	Symbol	MJE16002 / MJE16004	MJH16002 / MJH16004	Unit
Collector-Emitter Voltage	V _{CE(sus)}	450		Vdc
Collector-Emitter Voltage	V _{CEV}	850		Vdc
Emitter-Base Voltage	V _{EB}	80		Vdc
Collector Current — Continuous — Peak (I)	I _C I _{CM}	50 10	100 10	Adc
Base Current — Continuous — Peak (I)	I _B I _{BM}	40 80	40 80	Adc
Total Power Dissipation @ T _C = 25°C @ T _C = 100°C	P _D	80 32	100 40	Watts
Derate above T _C = 25°C		0.64	0.8	W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.56	1.25 °C/W
Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

MJE16002
MJE16004
MJH16002
MJH16004

5.0 AMPERE

NPN SILICON
POWER TRANSISTORS

450 VOLTS
80 and 100 WATTS

MJE16002
MJE16004



FIG. 1. Typical Application Circuit

CASE 221A-04
TO-220AB

MJH16002
MJH16004




FIG. 2. Physical Dimensions

CASE 340-02
TO-218AC

MJE16002, MJE16004, MJH16002, MJH16004

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) I _C = 100 mA, I _B = 0	V _{CE(sus)}	450	—	—	Vdc
Collector Cutoff Current (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = 450 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current (V _{CE} = 850 Vdc, R _{EB} = 50 Ω, T _C = 100°C)	I _{CEA}	—	—	2.5	mAdc
Emitter Cutoff Current (V _{EB} = 80 Vdc, I _C = 0)	I _{EB0}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _S B	See Figure 17 or 18
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 18

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage	Symbol	Min	Typ	Max	Unit
I _C = 1.5 Adc, I _B = 0.2 Adc	V _{CE(sat)}	—	—	1.0	Vdc
I _C = 1.5 Adc, I _B = 0.15 Adc		—	—	1.0	
I _C = 3.0 Adc, I _B = 0.4 Adc		—	—	2.5	
I _C = 3.0 Adc, I _B = 0.3 Adc		—	—	2.5	
I _C = 3.0 Adc, I _B = 0.4 Adc T _C = 100°C		—	—	2.5	
I _C = 3.0 Adc, I _B = 0.3 Adc T _C = 100°C		—	—	2.5	
Base-Emitter Saturation Voltage					
I _C = 1.0 Adc, I _B = 0.4 Adc	V _{BE(sat)}	—	—	1.5	Vdc
I _C = 1.0 Adc, I _B = 0.3 Adc		—	—	1.5	
I _C = 3.0 Adc, I _B = 0.4 Adc T _C = 100°C		—	—	1.5	
I _C = 3.0 Adc, I _B = 0.3 Adc T _C = 100°C		—	—	1.5	
DC Current Gain					
I _C = 3.0 Adc, V _{CE} = 5.0 Vdc	h _{FE}	5.0	7.0	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CE} = 10 Vdc, I _C = 0, f _{res} = 1.0 MHz)	C _{ob}	—	—	200	pF
--	-----------------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)		MJE16002 / MJH16002					
Delay Time	I _C = 3.0 Adc	I _{B2} = 0.8 Adc	t _d	—	30	100	ns
Rise Time	V _{CE} = 250 Vdc	R _{B2} = 80 Ω	t _r	—	100	300	
Storage Time	I _{B1} = 0.4 Adc		t _s	—	1000	3000	
Fall Time	PW = 30 μs		t _f	—	60	300	
Storage Time	Duty Cycle ≤ 20%		t _{stg}	—	400	—	
Fall Time			t _f	—	130	—	

Resistive Load (Table 1)		MJE16004 / MJH16004					
Delay Time	I _C = 3.0 Adc	I _{B2} = 0.8 Adc	t _d	—	30	100	ns
Rise Time	V _{CE} = 250 Vdc	R _{B2} = 80 Ω	t _r	—	130	300	
Storage Time	I _{B1} = 0.3 Adc		t _s	—	800	2700	
Fall Time	PW = 30 μs		t _f	—	60	350	
Storage Time	Duty Cycle ≤ 20%		t _{stg}	—	250	—	
Fall Time			t _f	—	60	—	

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%

*At I_C
*At I_{B1}



SWITCHING CHARACTERISTICS (continued)

Characteristics		Symbol	Min	Typ	Max	Unit
Inductive Load (Table 2) MJE16002 / MJH16002						
Storage Time	$I_C = 3.0 \text{ A dc}$ $I_B = 0.4 \text{ A dc}$	$(T_J = 100^\circ \text{ C})$	t_{st}	500	1600	ns
Fall Time			t_f	100	250	ns
Crossover Time			t_c	120	250	ns
Storage Time	$V_{CE(sat)} = 5.0 \text{ Vdc}$ $V_{CE(off)} = 400 \text{ Vdc}$	$(T_J = 150^\circ \text{ C})$	t_{st}	600	—	ns
Fall Time			t_f	120	—	ns
Crossover Time			t_c	160	—	ns
Inductive Load (Table 2) MJE16004 / MJH16004						
Storage Time	$I_C = 3.0 \text{ A dc}$ $I_B = 0.3 \text{ A dc}$	$(T_J = 100^\circ \text{ C})$	t_{st}	400	1300	ns
Fall Time			t_f	80	150	ns
Crossover Time			t_c	90	200	ns
Storage Time	$V_{CE(sat)} = 5.0 \text{ Vdc}$ $V_{CE(off)} = 400 \text{ Vdc}$	$(T_J = 150^\circ \text{ C})$	t_{st}	450	—	ns
Fall Time			t_f	100	—	ns
Crossover Time			t_c	110	—	ns









(1) Pulse Test: PW 300 us, Duty Cycle = 2%

$T_J = 100^\circ \text{ C}$
 $I_B = 10 \text{ mA}$



TYPICAL STATIC CHARACTERISTICS (continued)



TYPICAL DYNAMIC CHARACTERISTICS




TYPICAL DYNAMIC CHARACTERISTICS (continued)



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 16 - THERMAL RESPONSE (MJH16002 and MJH16004)



TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 13 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 - PEAK REVERSE BASE CURRENT



SAFE OPERATING AREA INFORMATION

FIGURE 17 - MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (MJE16002 and MJE16004)




FIGURE 18 - MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (MJH16002 and MJH16004)




FIGURE 15 - THERMAL RESPONSE (MJE16002 and MJE16004)




FIGURE 19 - MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA





FIGURE 20 - POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figures 17 and 18 are based on $T_C = 25^\circ\text{C}$. $I_{j(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C > 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 17 and 18 may be found at any case temperature by using the appropriate curve on Figure 20. $I_{j(pk)}$ may be calculated from the data in Figures 15 or 16. At high case temperatures, thermal limitations will

reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off in most cases, with the base-to-emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 19 gives the RBSOA characteristics.






TABLE 2 - INDUCTIVE LOAD SWITCHING



LINEAR INTEGRATED CIRCUITS

Off-Line Current Mode PWM Controller

UC1842
UC2842
UC3842

UC1842
UC2842
UC3842

FEATURES

- Optimized for off-line control
- Low start-up current (1 mA)
- Automatic feed-forward compensation
- Pulse-by-pulse current limiting
- (Minimum) fast response characteristics
- On-line voltage regulation with a 1% V_o maximum
- Double pulse suppression
- High current totem-pole output
- Internally trimmed bandgap reference
- 50 kHz operation

DESCRIPTION

The UC1842 family of control ICs provides in an eight pin mini-dip the necessary features to implement off-line, fixed frequency current mode control schemes with a minimal external parts count. The superior performance of this technique can be measured in improved line regulation, enhanced load response characteristics, and a simpler, easier to design control loop. Topological advantages include inherent pulse-by-pulse current limiting.

Protection circuitry includes built-in under-voltage lockout and current limiting. Other features include fully latched operation, a 1% trimmed bandgap reference, and start-up current less than 1 mA.


These devices feature a hitem-pole output designed to source and sink high peak current from a capacitive load, such as the gate of a power MOSFET. Consistent with Channel power devices, the output is low in the OFF state.

ABSOLUTE MAXIMUM RATINGS (Note 1)


Supply Voltage (I _{cc} < 30mA)	Self Limiting
Supply Voltage (Low Impedance Source)	30V
Output Current	±1A
Output Energy (Capacitive Load)	5μJ
Analog Inputs (Pin 2, Pin 3)	-0.3V to V _{cc}
Error Amp Output Sink Current	10mA
Power Dissipation at T _a ≤ 70°C	1W
Derate 12.5mW/°C for T _a > 70°C	
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 Seconds)	300°C

Note 1: All voltages are with respect to Pin 5.
All currents are positive into the specified terminal.


CONNECTION DIAGRAM



BLOCK DIAGRAM



CURRENT SENSE CIRCUIT




PEAK CURRENT I_{pk} IS DETERMINED BY THE FORMULA

$$I_{pk} = \frac{V_{ce}}{R_1}$$

 A SMALL RC FILTER MAY BE REQUIRED TO SUPPRESS SWITCH TRANSIENTS

OSCILLATOR WAVEFORMS AND MAXIMUM DUTY CYCLE



The timing capacitor, C₁, is charged by V_{cc} through R₁ and discharged by an internal current source. During the discharge the internal clock signal blanks the output to the low state. The action of R₁ and C₁ therefore determines both oscillator frequency and maximum duty cycle. Charge and discharge times are determined by the formulas

$$t_c = 0.55 R_1 C_1$$



$$t_d = R_1 C_1 \ln \left(\frac{6.3 R_1 - 2.1}{6.3 R_1 - 4} \right) \quad (R_1 \text{ IN } K\Omega)$$

Frequency, then, is $f = (t_c + t_d)^{-1}$


$$\text{For } R_1 > 5k \quad f = \frac{1}{R_1 C_1}$$



555



OPEN-LOOP LABORATORY TEST FIXTURE




High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point ground.

The transistor and 5K potentiometer are used to simulate oscillator waveform and apply an adjustable ramp to pin 2.

UC1842
UC2842
UC3842


SHUTDOWN TECHNIQUES



Shutdown of the UC1842 can be accomplished by two methods either to pin 1 (drive 1V or pull pin 1 below a voltage two diode drops about ground). Either method causes the output of the PWM latch to go to a low state (refer to block diagram). The PWM latch is not latched so that the output will remain low until the next

clock cycle after the shutdown condition at pins 1 and/or 3 is removed. In the examples shown, an externally latched shutdown may be accomplished by adding an SCR which will be reset by cycling V_{in} below the lower UVLO threshold (10V). At this point an internal bias is removed allowing the SCR to reset.

OFF LINE FLYBACK REGULATOR



MJE520


PLASTIC MEDIUM POWER NPN
SILICON TRANSISTOR

Designed for use in general purpose amplifier and switching circuits. Recommended for use in 5 to 10 Watt audio amplifiers utilizing complementary symmetry circuits.

- DC Current Gain - $h_{FE} = 25$ (Min) @ $I_C = 1.0$ A dc
- Complementary to PNP MJE370

3 AMPERE
POWER TRANSISTOR
NPN SILICON

30 VOLTS
25 WATTS



NOTES
1 DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1987
2 CONTROLLING DIMENSION INCH

	MILLIMETERS	INCHES
1	MIN .1043	MAX .041
A	.127	.049
B	.254	.010
C	.254	.010
D	.254	.010
E	.254	.010
F	.254	.010
G	.254	.010
H	.254	.010
I	.254	.010
J	.254	.010
K	.254	.010
L	.254	.010
M	.254	.010
N	.254	.010
O	.254	.010
P	.254	.010
Q	.254	.010
R	.254	.010
S	.254	.010
T	.254	.010
U	.254	.010
V	.254	.010
W	.254	.010
X	.254	.010
Y	.254	.010
Z	.254	.010

CASE 77-06
TO-225AA TYPE

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE}	30	Vdc
Collector-Base Voltage	V_{CB}	30	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current - Continuous	I_C	3.0	A dc
- Peak		7.0	
Base Current - Continuous	I_B	2.0	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	25 .02	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	5.0	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mA dc, $I_B = 0$)	$V_{CE(sus)}$	30	-	Vdc
Collector-Base Cutoff Current ($V_{CB} = 30$ Vdc, $I_E = 0$)	I_{CBO}	-	100	μA dc
Emitter-Base Cutoff Current ($V_{EB} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	-	100	μA dc
ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 1.0$ A dc, $V_{CE} = 1.0$ Vdc)	h_{FE}	25	-	-

(1) Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.

MJE520

FIGURE 1 ACTIVE REGION SAFE OPERATING AREA



The data of Figure 1, based on $T_{j(\text{case})} = 150^\circ\text{C}$, T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $(T_{j(\text{case})}) \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate T_C , V_{CE} limits of the transistor that must be observed for reliable operation. i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGE






FIGURE 4 - THERMAL RESPONSE




Dual Darlingtion Transistor Module
75 Amperes/600 Volts



600 Volt KD224575
Outline Drawing

Dimension	Inches	Millimeters
A	3.701 Max	94.13 Max
B	3.150 ± 0.010	80 ± 0.25
C	1.339 Max	34 Max
D	1.181 Max	30 Max
E	1.063	27
F	.906	23
G	.787	20
H	.512	13
J	.472	12
K	.413	10.5
L	.344	8.75
M	.315	8
N	256 Dia	6.5 Dia
P	256 Min	6.5 Min
Q	.137	3
R	M5 Metric	15



KD224575
Dual Darlingtion Transistor Module
75 Amperes/600 Volts

Description

Powers Dual Darlingtion Transistor Modules are medium power devices which are designed for use in switching applications. The modules are isolated consisting of two Darlingtion Transistors with each transistor having a reverse parallel connected high speed diode.

Features:

- Isolated Mounting
- Planar Chips
- Discrete Fast Recovery Feed Back Diode
- High Gain (h_{FE})
- 110 Fast On Base Emitter Signal Connections
- Base Emitter Speed Up Diode

Applications:

- Inverters
- DC Motor Control
- Switching Power Supplies
- AC Motor Control

Ordering Information

Example: Select the complete eight digit module part number you desire from the table - i.e. KD224575 is a 450 Vce(sat) (600 VceV), 75 Ampere Dual Darlingtion Module.

Type	Vce(sat) Volts (I _B)	Current Rating Amperes (I _C)
KD22	45	75
















KD224575
Dual Darlingtion Transistor Module
75 Amperes/600 Volts

Maximum Ratings T_J = 25°C unless otherwise specified

	Symbol	KD224575	Units
Junction Temperature	T _J	-40 to 150	°C
Storage Temperature	T _{STG}	-40 to 125	°C
Collector-Emitter Sustaining Voltage	V _{CE(sus)}	450	Volt
Collector-Emitter Sustaining Voltage V _{CE} = 2V	V _{CE(sus)}	600	Volts
Collector-Base Voltage	V _{CB}	600	Volts
Emitter-Base Voltage	V _{EB}	600	Volts
Collector-Emitter Voltage V _{CE} = 2V	V _{CE}	7	Volts
Continuous Collector Current	I _C	600	Volts
Diode Forward Current	I _F	75	Amperes
Continuous Base Current	I _B	75	Amperes
Diode Surge Current	I _{FSM}	4.5	Amperes
Diode Surge Current	I _{SM}	750	Amperes
Power Dissipation Each Transistor	P _D	350	Watts
Max. Mounting Torque M5 Terminal Screws		17	in lb
Max. Mounting Torque M5 Mounting Screws		26	in lb
Module Weight		7	Oz
Module Weight		210	Grams
Vibration		2000	Volts

Electrical and Mechanical Characteristics T_J = 25°C unless otherwise specified

Characteristics	Symbol	Test Conditions	Min	KD224575 Typ	Max	Units
Collector Cutoff Current	I _{CE}	V _{CE} = 600V, V _{BE} = -2V	—	—	1	mA
Collector Cutoff Current	I _{CEV}	V _{CE} = 600V, V _{BE} = -2V, T _J = 100°C	—	—	—	—
Emitter-Emitter Saturation Voltage	V _{BE(sat)}	I _C = 75A, I _B = 1A	—	—	2.0	V
DC Current Gain	h _{FE}	I _C = 75A, V _{CE} = 2V	75	—	—	—
DC Current Gain	h _{FE}	I _C = 75A, V _{CE} = 5V	100	—	—	—
Diode Forward Voltage	V _{FD}	I _F = 75A	—	—	1.85	V
Collector-Emitter Saturation Voltage	V _{CE(sat)}	I _C = 75A, I _B = 1A	—	—	2.0	V
Base-Emitter Saturation Voltage	V _{BE(sat)}	I _C = 75A, I _B = 1A	—	—	2.5	V
Resistive Turn On	t _{on}	V _{CC} = 300V, I _C = 75A	—	—	2.5	µs
Load Storage Time	t _s	I _C = 75A	—	—	12	µs
Switch Times Fall Time	t _f	I _{B1} = 1.5A, I _{B2} = -1.5A	—	—	30	µs
Thermal Resistance, Case to Sink Lubricated	R _{CS}	Per Half Module	—	—	0.15	°C/W
Thermal Resistance, Junction to Case Transistor Parts	R _{JC}	Transistor Parts	—	—	0.35	°C/W
Thermal Resistance, Junction to Case Diode Part	R _{JD}	Diode Part	—	—	1.3	°C/W





CD4518BM/CD4518BC, CD4520BM/CD4520BC Dual Synchronous Up Counters

General Description

The CD4518BM/CD4518BC dual BCD counter and the CD4520BM/CD4520BC dual binary counter are implemented with complementary MOS (CMOS) circuits constructed with N- and P-channel enhancement mode transistors.

Each counter consists of two identical, independent, synchronous, 4-stage counters. The counter stages are toggle flip-flops which increment on either the positive edge of CLOCK or negative edge of ENABLE, simplifying cascading of multiple stages. Each counter can be asynchronously cleared by a high level on the RESET

line. All inputs are protected against static discharge by diode clamps to both V_{DD} and V_{SS} .

Features


- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45 V_{DD} (typ.)
- Low power TTL compatibility fan out of 2 driving 74L or 1 driving 74LS
- 6MHz counting rate (typ.) at $V_{DD} = 10V$

Truth Table

CLOCK	ENABLE	RESET	ACTION
	1	0	Increment counter
0		0	Increment counter
	x	0	No change
x		0	No change
	0	0	No change
1		0	No change
x	x	1	Q1 thru Q4 = 0

x = Don't Care

Connection Diagram



Order Number CD4518BMJ,
CD4518BCJ, CD4520BMJ
or CD4520BCJ
See NS Package J19A

Order Number CD4518BMN,
CD4518BCN, CD4520BMN
or CD4520BCN
See NS Package N16E

Absolute Maximum Ratings

(Notes 1 and 2)

V_{DD} Supply Voltage	-0.5V to +18V
V_{IH} Input Voltage	-0.5V to $V_{DD} + 0.5V$
T_S Storage Temperature Range	-65°C to +160°C
P_D Package Dissipation	800 mW
T_L Lead Temperature (Soldering, 10 seconds)	260°C

Recommended Operating Conditions

(Note 2)

V_{DD} Supply Voltage	3V to 15V
V_{IH} Input Voltage	0V to V_{DD}
T_A Operating Temperature Range	-55°C to +125°C
CD4518BM, CD4520BM	-40°C to +85°C
CD4518BC, CD4520BC	

DC Electrical Characteristics CD4518BM/CD4520BM (Note 2)

SYM	PARAMETER	CONDITIONS	55 C		75 C		125 C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		5 10 20		0.01 0.01 0.01	5 10 20	150 300 600	μA
V_{OL}	Low Level Output Voltage	$ I_O < 1 \mu A$, $V_{IH} = V_{DD}$, $V_{IL} = 0V$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05	0.05 0.05 0.05	V
V_{OH}	High Level Output Voltage	$ I_O < 1 \mu A$, $V_{IH} = V_{DD}$, $V_{IL} = 0V$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95	V
V_{IL}	Low Level Input Voltage	$ I_I < 1 \mu A$ $V_{DD} = 5V$, $V_O = 0.5V$ or 4.5V $V_{DD} = 10V$, $V_O = 1V$ or 9V $V_{DD} = 15V$, $V_O = 1.5V$ or 13.5V		1.5 3.0 4.0		2.25 4.5 6.75	1.5 3.0 4.0	1.5 3.0 4.0	V
V_{IH}	High Level Input Voltage	$ I_I < 1 \mu A$ $V_{DD} = 5V$, $V_O = 0.5V$ or 4.5V $V_{DD} = 10V$, $V_O = 1V$ or 9V $V_{DD} = 15V$, $V_O = 1.5V$ or 13.5V	3.5 7.0 11.0		3.5 7.0 11.0	2.25 5.5 8.25		3.5 7.0 11.0	V
I_{OL}	Low Level Output Current (Note 3)	$V_{IH} = V_{DD}$, $V_{IL} = 0V$ $V_{DD} = 5V$, $V_O = 0.4V$ $V_{DD} = 10V$, $V_O = 0.5V$ $V_{DD} = 15V$, $V_O = 1.5V$	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4	mA
I_{OH}	High Level Output Current (Note 3)	$V_{IH} = V_{DD}$, $V_{IL} = 0V$ $V_{DD} = 5V$, $V_O = 4.6V$ $V_{DD} = 10V$, $V_O = 9.5V$ $V_{DD} = 15V$, $V_O = 13.5V$	0.64 -1.6 4.2		-0.51 -1.3 -3.4	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4	mA
I_{IH}	Input Current	$V_{DD} = 15V$, $V_{IH} = 0V$ $V_{DD} = 15V$, $V_{IH} = 15V$		0.1 0.1		10^{-5} 10^{-5}	0.1 0.1	-1.0 1.0	μA

DC Electrical Characteristics CD4518BC/CD4520BC (Note 2)

SYM	PARAMETER	CONDITIONS	-40 C		75 C		85 C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		20 40 80		0.01 0.01 0.01	20 40 80	150 300 600	μA
V_{OL}	Low Level Output Voltage	$ I_O < 1 \mu A$, $V_{IH} = V_{DD}$, $V_{IL} = 0V$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05	0.05 0.05 0.05	V
V_{OH}	High Level Output Voltage	$ I_O < 1 \mu A$, $V_{IH} = V_{DD}$, $V_{IL} = 0V$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95	V

DC Electrical Characteristics (Cont'd) CD4518BC/CD4520BC (Note 2)



SYM	PARAMETER	CONDITIONS	40°C		25°C			0°C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	MAX	
V _{IL}	Low-Level Input Voltage	I _O = 1 μA								
		V _{DD} = 5V, V _O = 0.5V = 4.5V		1.5		2.25	1.5		1.5	V
		V _{DD} = 10V, V _O = 1V = 9V		3.0		4.5	3.0		3.0	V
		V _{DD} = 15V, V _O = 1.5V = 13.5V		4.0		6.75	4.0		4.0	V
V _{IH}	High-Level Input Voltage	I _O = 1 μA								
		V _{DD} = 5V, V _O = 0.5V = 4.5V		3.5		2.75		3.5		V
		V _{DD} = 10V, V _O = 1V = 9V		7.0		5.5		7.0		V
		V _{DD} = 15V, V _O = 1.5V = 13.5V		11.0		8.25		11.0		V
I _{OL}	Low-Level Output Current (Note 3)	V _{IH} = V _{DD} , V _{IL} = 0V								mA
		V _{DD} = 5V, V _O = 0.4V		0.57		0.44	0.74		0.36	mA
		V _{DD} = 10V, V _O = 0.5V		1.3		1.1	2.25		0.9	mA
		V _{DD} = 15V, V _O = 1.5V		3.6		3.0	5.5		2.4	mA
I _{OH}	High-Level Output Current (Note 3)	V _{IH} = V _{DD} , V _{IL} = 0V								mA
		V _{DD} = 5V, V _O = 4.6V		0.57		0.44	0.88		0.36	mA
		V _{DD} = 10V, V _O = 9.5V		1.3		1.1	2.25		0.9	mA
		V _{DD} = 15V, V _O = 13.5V		3.6		3.0	5.5		2.4	mA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V		0.3		10%		0.3		μA
		V _{DD} = 15V, V _{IN} = 15V		0.3		10%		0.3		μA

AC Electrical Characteristics T_A = 25°C, C_L = 50 pF, R_L = 200 kΩ, t_r = t_f = 20 ns, unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PHL} , t _{PLH}	Propagation Delay Time, Clock → Q	V _{DD} = 5V		375	650	ns
		V _{DD} = 10V		110	275	ns
		V _{DD} = 15V		85	170	ns
t _{PHL}	Propagation Delay Time, Reset → Q	V _{DD} = 5V		270	560	ns
		V _{DD} = 10V		90	230	ns
		V _{DD} = 15V		85	160	ns
t _{RHL} , t _{TLH}	Transition Time	V _{DD} = 5V		100	200	ns
		V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		40	80	ns
f _{CL}	Maximum Clock Input Frequency	V _{DD} = 5V	1.5	3	MHz	
		V _{DD} = 10V	3.0	6	MHz	
		V _{DD} = 15V	4.0	8	MHz	
t _{WL} , t _{WH}	Minimum Clock Pulse Width	V _{DD} = 5V		100	200	ns
		V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		35	70	ns
t _{RCL} , t _{FC}	Maximum Clock or Enable Rise and Fall Time	V _{DD} = 5V	15			μs
		V _{DD} = 10V	10			μs
		V _{DD} = 15V	5			μs
t _{WH} , t _{WL}	Minimum Enable Pulse Width	V _{DD} = 5V		125	250	ns
		V _{DD} = 10V		55	110	ns
		V _{DD} = 15V		40	80	ns
t _{WH}	Minimum Reset Pulse Width	V _{DD} = 5V		180	375	ns
		V _{DD} = 10V		80	160	ns
		V _{DD} = 15V		65	130	ns
C _{IN}	Input Capacitance	Any Input		5	7.5	pF
CPD	Power Dissipation Capacity	Either Counter, (Note 4)		50		mW

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.
 Note 2: V_{SS} = 0V unless otherwise specified.
 Note 3: I_{OH} and I_{OL} are tested one output at a time.
 Note 4: C_{PD} determines the no load ac power consumption of a CMOS device. For a complete explanation, see "54C/74C Family Characteristics," application note AN-90.


Logic Diagrams



Timing Diagrams



Switching Time Waveforms



HI-508A/509A

Single 8/Differential 4 Channel
CMOS Analog Multiplexers with Active Overvoltage Protection

HI-508A/509A

Features

- Analog Overvoltage Protection 70 Vpp
- No Channel Interaction During Overvoltage
- ESD Resistant > 4,000 Volts
- 44 V Maximum Power Supply
- Fail Safe with Power Loss (No Latchup)
- Break-Before-Make Switching
- Analog Signal range ±15 V
- Access Time (Typical) 500 ns
- Standby Power (Typical) 7.5 mW

Description

The HI-508A and 509A are analog multiplexers with Active Overvoltage Protection. Analog input levels may greatly exceed either power supply without damaging the device or disturbing the signal path of other channels. Active protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. Analog inputs can withstand constant 70 volt peak-to-peak levels and typically survive static discharges beyond 4,000 volts. Digital inputs will also sustain continuous faults up to 4 volts greater than either supply. In addition, signal sources are protected from short circuiting should multiplexer supply loss occur; each input presents 1kΩ of resistance under this condition. These features make the HI-508A and HI-509A ideal for use in systems where the analog inputs originate from external equipment or separately powered circuitry. Both devices are fabricated with 44 volt dielectrically isolated CMOS technology. The 508A is an 8 channel device and the 509A is a 4 channel differential version. If input overvoltage protection is not needed, the HI-508 and HI-509 multiplexers are recommended. For further information see Application Notes 520 and 521.


Each device is available in a 16 pin plastic or ceramic DIP, a 20 pin ceramic LCC package.

The HI-508A/509A are offered in both commercial and military grades. Additional HI-Rel screening including 160 hour burn-in is specified by the "-8" suffix.


Applications

- Data Acquisition
- Industrial Controls
- Telemetry

Pinouts



Functional Diagrams



4
MULTIPLEXERS

HI-508A/509A Specifications

ABSOLUTE MAXIMUM RATINGS (Note 1)

Voltage between Supply Pins	44 V	Continuous Current, S or D:	20 mA
V ₊ to Ground	22 V	Peak Current, S or D	40 mA
V ₋ to Ground	25 V	(Pulsed at 1 ms, 10% duty cycle max):	1.28 W
Digital Input Overvoltage:		Power Dissipation* (CE R DIP)	1.28 W
VEN, VA { VSupply(+)	+4 V	Operating Temperature Range:	
{ VSupply(-)	-4 V	HI-508A/509A-2,-8	-55°C to +125°C
or 20 mA, whichever occurs first.		HI-508A/509A-5	0°C to +75°C
Analog Input Overvoltage:		Storage Temperature Range	-65°C to +150°C
VS { VSupply(+)	+20 V		
{ VSupply(-)	-20 V	*Derate 12.8 mW/°C above TA = 75°C	

ELECTRICAL CHARACTERISTICS Supplies = +15 V, -15 V; VAH (Logic Level High) = +4.0 V, VAL (Logic Level Low) = +0.8 V (unless otherwise specified). For Test Conditions, consult Performance Characteristics Section.

PARAMETER	TEMP	HI-508A/HI-509A -2, -8		HI-508A/509A -5		UNITS	
		MIN.	TYP. MAX.	MIN.	TYP. MAX.		
ANALOG CHANNEL CHARACTERISTICS							
V _S Analog Signal Range	Full	-15	+15	-15	+15	V	
R _{ON} On Resistance (Note 2)	+25°C	1.2	1.5	1.5	1.8	kΩ	
	Full	1.5	1.8	1.8	2.0	kΩ	
I _S (OFF), Off Input Leakage Current (Note 3)	+25°C	0.03		0.03		nA	
	Full		50		50	nA	
I _O (OFF), Off Output Leakage Current (Note 3)	+25°C	0.1		0.1		nA	
	Full		200		200	nA	
	HI 508A		100		100	nA	
I _O (OFF) with Input Overvoltage Applied (Note 4)	+25°C	4.0		4.0		nA	
	Full		2.0		2.0	nA	
	HI-508A					nA	
	HI-509A		200		200	nA	
I _{DIFF} Differential Off Output Leakage Current (HI-509A Only)	Full		100		100	nA	
	Full		50		50	nA	
DIGITAL INPUT CHARACTERISTICS (Note 8)							
V _{AL} Input Low Threshold	Full		0.8		0.8	V	
V _{AH} Input High Threshold	Full	4.0		4.0		V	
I _A Input Leakage Current (High or Low) (Note 5)	Full		1.0		1.0	μA	
SWITCHING CHARACTERISTICS							
t _A Access Time	+25°C		0.5		0.5	nS	
	Full		1.0		1.0	nS	
t _{OPEN} Break-Before-Make Delay	+25°C		25	80	25	80	nS
t _{ON} (EN), Enable Delay (ON)	+25°C		300	500	300	1000	nS
t _{OFF} (EN), Enable Delay (OFF)	+25°C		300	500	300	1000	nS
Setting Time (0.1%) (0.01%)	+25°C		1.2		1.2	nS	
	+25°C		3.5		3.5	nS	
"OFF Isolation" (Note 6)	+25°C		50		50	dB	
C _S (OFF), Channel Input Capacitance	+25°C		6		5	pF	
C _O (OFF), Channel Output Capacitance HI-508A	+25°C		25		25	pF	
	+25°C		12		12	pF	
C _A Digital Input Capacitance	+25°C		5		5	pF	
C _{DS} (OFF), Input to Output Capacitance	+25°C		0.1		0.1	pF	
POWER REQUIREMENTS							
P _D Power Dissipation	Full		75		75	mW	
I ₊ Current (Note 7)	Full		0.5	2.0	0.5	2.0	mA
I ₋ Current (Note 7)	Full		0.02	1.0	0.02	1.0	mA

*100% tested for Drain & Leakage currents not tested at -55°C

- NOTES
1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
 2. V_{OUT} = ±10V, I_{OUT} = -100μA.
 3. 50% overdrive is the practical lower limit for high speed measurements in the production test.
 4. Analog Overvoltage = ±20 V.
 5. Digital input leakage is primarily due to the clamp diodes (see Schematic). Typical leakage is less than 1 nA at 25°C.
 6. V_{EN} = 0.8 V, R_{ON} = 1 kΩ, C_L = 15 pF, V_S = 7 V, V_{IN} = 1 = 100 mV. Worst Case operation occurs on channel 4 due to proximity of the output pins.
 7. V_{EN}, V_A = 0 V or ±0.5 V.
 8. 30 drive from CDTTL. Critical, 100 pF pull-up resistors to ±1.8 V supply are recommended.

TRUTH TABLES

HI-508A

A ₀	A ₁	A ₂	A ₃	EN	ON CHANNEL PAIR
X	X	X	X	L	NONE
L	L	L	L	H	1
L	L	L	H	H	2
L	L	H	H	H	3
L	H	L	H	H	4
L	H	H	L	H	5
H	L	L	L	H	6
H	L	L	H	H	7
H	L	H	L	H	8
H	L	H	H	H	8

HI-509A


A ₁	A ₀	EN	ON CHANNEL PAIR
X	X	L	NONE
L	L	H	1
L	H	H	2
H	L	H	3
H	H	H	4

Performance Characteristics and Test Circuits


Unless Otherwise Specified $T_A = 25^\circ\text{C}$, $V_{\text{Supply}} = \pm 15\text{V}$, $V_{\text{AH}} = +4\text{V}$, $V_{\text{AL}} = 0.8\text{V}$

TEST CIRCUIT NO. 1


ON RESISTANCE vs. INPUT SIGNAL LEVEL, SUPPLY VOLTAGE




ON RESISTANCE vs. ANALOG INPUT VOLTAGE




NORMALIZED ON RESISTANCE vs. SUPPLY VOLTAGE




LEAKAGE CURRENT vs. TEMPERATURE




TEST CIRCUIT NO. 2*



TEST CIRCUIT NO. 3*




TEST CIRCUIT NO. 4*




*Two measurements per channel: +10 V/-10 V and -10 V/+10 V. (Two measurements per device for $I_D(\text{OFF})$: +10 V/-10 V and -10 V/+10 V.)

ANALOG INPUT OVERVOLTAGE CHARACTERISTICS




TEST CIRCUIT NO. 5

ANALOG INPUT OVERVOLTAGE CHARACTERISTICS




Performance Characteristics and Test Circuits (continued)

ON CHANNEL CURRENT vs. VOLTAGE




TEST CIRCUIT NO. 6

ON CHANNEL CURRENT vs. VOLTAGE




SUPPLY CURRENT vs. TOGGLE FREQUENCY




TEST CIRCUIT NO. 7

SUPPLY CURRENT vs. TOGGLE FREQUENCY




*S similar connection for HI-509A

ACCESS TIME vs. LOGIC LEVEL (HIGH)




TEST CIRCUIT NO. 8

ACCESS TIME vs. LOGIC LEVEL (HIGH)




*Similar connection for HI-509A

Switching Waveforms




ACCESS TIME





Switching Waveforms (continued)

TEST CIRCUIT NO. 9

BREAK-BEFORE-MAKE DELAY (IOPEN)



BREAK-BEFORE-MAKE DELAY (IOPEN)




*Similar connection for HI-509A



TEST CIRCUIT NO. 10

ENABLE DELAY (ION(EN), IOFF(EN))

ENABLE DRIVE




ENABLE DELAY (ION(EN), IOFF(EN))



*Similar connection for HI-509A

Schematic Diagrams




HI-508A/509A




Schematic Diagrams (continued)

ADDRESS DECODER



MULTIPLEX SWITCH



Die Characteristics

Transistor Count	253	} For Ceramic Dip
Die Size	116 x 79 mil	
Thermal Constants	θ_{JA} 78°C/W θ_{JC} 25°C/W	
Tie Substrate to:	-V _{Supply}	
Process:	CMOS · D1	



CD4518BM/CD4518BC, CD4520BM/CD4520BC Dual Synchronous Up Counters

General Description

The CD4518BM/CD4518BC dual BCD counter and the CD4520BM/CD4520BC dual binary counter are implemented with complementary MOS (CMOS) circuits constructed with N- and P-channel enhancement mode transistors.

Each counter consists of two identical, independent, synchronous, 4-stage counters. The counter stages are toggle flip flops which increment on either the positive edge of CLOCK or negative edge of ENABLE, simplifying cascading of multiple stages. Each counter can be asynchronously cleared by a high level on the RESET

line. All inputs are protected against static discharge by diode clamps to both V_{DD} and V_{SS} .

Features


- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45 $V_{DD} \pm 1V$
- Low power TTL compatibility fan out of 2 driving 74L or 1 driving 74LS
- 6MHz counting rate (typ.) at $V_{DD} = 10V$

Truth Table

CLOCK	ENABLE	RESET	ACTION
	1	0	Increment counter
	X	0	Increment counter
	X	0	No change
	0	0	No change
	0	0	No change
	X	1	Q1 thru Q4 = 0

X = Don't Care

Connection Diagram



Order Number CD4518BMJ,
CD4518BCJ, CD4520BMJ
or CD4520BCJ
See NS Package J15A

Order Number CD4518BMN,
CD4518BCN, CD4520BMN
or CD4520BCN
See NS Package N18E

Absolute Maximum Ratings

(Notes 1 and 2)

V_{DD} Supply Voltage -0.5V to +18V
 V_{IH} Input Voltage -0.5V to $V_{DD} + 0.5V$
 T_g Storage Temperature Range -65°C to +180°C
 P_D Package Dissipation 800 mW
 T_L Lead Temperature (Soldering, 10 seconds) 260°C

Recommended Operating Conditions

(Note 2)

V_{DD} Supply Voltage 3V to 15V
 V_{IH} Input Voltage 0V to V_{DD}
 T_A Operating Temperature Range CD4518BM, CD4520BM -55°C to +125°C
 CD4518BC, CD4520BC -40°C to +85°C

DC Electrical Characteristics CD4518BM/CD4520BM (Note 2)

SYM	PARAMETER	CONDITIONS	-55 C		25 C			125 C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	MAX	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$		5		0.01	5		150	μA
		$V_{DD} = 10V$		10		0.01	10		300	μA
		$V_{DD} = 15V$		20		0.01	20		600	μA
V_{OL}	Low Level Output Voltage	$ I_{O1} < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								V
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
V_{OH}	High Level Output Voltage	$ I_{O1} < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								V
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
V_{IL}	Low Level Input Voltage	$ I_{O1} < 1 \mu A$								V
		$V_{DD} = 5V, V_O = 0.5V$ or 4.5V		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V, V_O = 1V$ or 9V		3.0		4.5	3.0		3.0	V
V_{IH}	High Level Input Voltage	$ I_{O1} < 1 \mu A$								V
		$V_{DD} = 5V, V_O = 0.5V$ or 4.5V		3.5		3.5	2.25		3.5	V
		$V_{DD} = 10V, V_O = 1V$ or 9V		7.0		7.0	4.5		7.0	V
I_{OL}	Low Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$								mA
		$V_{DD} = 5V, V_O = 0.4V$	0.64		0.51	0.88		0.38		mA
		$V_{DD} = 10V, V_O = 0.5V$	1.6		1.3	2.25		0.9		mA
I_{OH}	High Level Output Current (Note 3)	$V_{IH} = V_{DD}, V_{IL} = 0V$								mA
		$V_{DD} = 5V, V_O = 4.6V$	0.64		0.51	0.88		0.38		mA
		$V_{DD} = 10V, V_O = 9.5V$	-1.6		-1.3	2.25		-0.9		mA
I_{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		0.1		10.5	0.1		-1.0	μA
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10.5	0.1		1.0	μA

DC Electrical Characteristics CD4518BC/CD4520BC (Note 2)

SYM	PARAMETER	CONDITIONS	40 C		25 C			85 C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	MAX	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V$		20		0.01	20		150	μA
		$V_{DD} = 10V$		40		0.01	40		300	μA
		$V_{DD} = 15V$		80		0.01	80		600	μA
V_{OL}	Low Level Output Voltage	$ I_{O1} < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								V
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
V_{OH}	High Level Output Voltage	$ I_{O1} < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								V
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
V_{OH}	High Level Output Voltage	$ I_{O1} < 1 \mu A, V_{IH} = V_{DD}, V_{IL} = 0V$								V
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V

DC Electrical Characteristics (Cont'd) CD4518BC/CD4520BC (Note 2)



SYM	PARAMETER	CONDITIONS	40°C		25°C		85°C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	
V _{IL}	Low Level Input Voltage	I _O = 1 μA							
		V _{DD} = 5V, V _O = 0.5V or 4.5V		1.5		2.75	1.5		1.5
		V _{DD} = 10V, V _O = 1V or 9V		3.0		4.5	3.0		3.0
		V _{DD} = 15V, V _O = 1.5V or 13.5V		4.0		6.75	4.0		4.0
V _{IH}	High Level Input Voltage	I _O = 1 μA							
		V _{DD} = 5V, V _O = 0.5V or 4.5V	3.5		3.5	2.75		3.5	
		V _{DD} = 10V, V _O = 1V or 9V	7.0		7.0	5.5		7.0	
		V _{DD} = 15V, V _O = 1.5V or 13.5V	11.0		11.0	8.75		11.0	
I _{OL}	Low Level Output Current (Note 3)	V _{IH} = V _{DD} , V _{IL} = 0V		0.52		0.44	0.88		0.36
		V _{DD} = 5V, V _O = 0.4V		1.3		1.1	2.25		0.9
		V _{DD} = 10V, V _O = 0.8V		3.6		3.0	6.8		2.1
		V _{DD} = 15V, V _O = 1.5V							
I _{OH}	High Level Output Current (Note 3)	V _{IH} = V _{DD} , V _{IL} = 0V		0.52		0.44	0.88		0.36
		V _{DD} = 5V, V _O = 4.6V		1.3		1.1	2.25		0.9
		V _{DD} = 10V, V _O = 9.5V		3.6		3.0	6.8		2.4
		V _{DD} = 15V, V _O = 13.5V							
I _{II}	Input Current	V _{DD} = 15V, V _{IH} = 0V		0.3		10 ⁻⁵	0.3		1.0
		V _{DD} = 15V, V _{IH} = 15V		0.3		10 ⁻⁵	0.3		1.0

AC Electrical Characteristics T_A = 25°C, C_L = 50 pF, R_L = 200 kΩ, t_r = t_f = 20 ns, unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PHL} , t _{PLH}	Propagation Delay Time, Clock → Q	V _{DD} = 5V		325	650	ns
		V _{DD} = 10V		110	225	ns
		V _{DD} = 15V		85	170	ns
t _{PHL}	Propagation Delay Time, Reset → Q	V _{DD} = 5V		220	560	ns
		V _{DD} = 10V		90	230	ns
		V _{DD} = 15V		65	160	ns
t _{THL} , t _{TLH}	Transition Time	V _{DD} = 5V		100	200	ns
		V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		40	80	ns
f _{CL}	Maximum Clock Input Frequency	V _{DD} = 5V	1.5	3		MHz
		V _{DD} = 10V	3.0	6		MHz
		V _{DD} = 15V	4.0	8		MHz
t _{WL} , t _{WH}	Minimum Clock Pulse Width	V _{DD} = 5V		100	200	ns
		V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		35	70	ns
t _{RCL} , t _{FC}	Maximum Clock or Enable Rise and Fall Time	V _{DD} = 5V		15		ns
		V _{DD} = 10V		10		ns
		V _{DD} = 15V		5		ns
t _{WH} , t _{WL}	Minimum Enable Pulse Width	V _{DD} = 5V		125	250	ns
		V _{DD} = 10V		55	110	ns
		V _{DD} = 15V		40	80	ns
t _{WH}	Minimum Reset Pulse Width	V _{DD} = 5V		180	375	ns
		V _{DD} = 10V		80	160	ns
		V _{DD} = 15V		65	130	ns
C _{IN}	Input Capacitance	Any Input		5	7.5	pF
C _{PD}	Power Dissipation Capacity	Either Counter; (Note 4)		50		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.
 Note 2: V_{GS} = 0V unless otherwise specified.
 Note 3: I_{OH} and I_{OL} are tested one output at a time.
 Note 4: C_{PD} determines the no load ac power consumption of a CMOS device. For a complete explanation, see "54C/74C Family Characteristics," application note AN 90.


Logic Diagrams



Timing Diagrams



Switching Time Waveforms





CMOS Dual 8-Bit Buffered Multiplying DAC

AD7528


FEATURES

- On-Chip Latches for Both DACs
- +5V to +15V Operation
- DACs Matched to 1%
- Four Quadrant Multiplication
- TTL/CMOS Compatible
- Latch Free (Protection Schottkys not Required)

APPLICATIONS

- Digital Control of:
 - Gain/Attenuation
 - Filter Parameters
 - Stereo Audio Circuits
 - X-Y Graphics

AD7528 FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD7528 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in skinny 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input DAC A/DAC B determines which DAC is to be loaded. The AD7528's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit microprocessors, including 6800, 8080, 8085, Z80.


The device operates from a +5V to +15V power supply, dissipating only 20mW of power.

Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

PRODUCT HIGHLIGHTS

- DAC to DAC matching: since both of the AD7528 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7528's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
- Small package size: combining the inputs to the on-chip DAC latches into a common data bus and adding a DAC A/DAC B select line has allowed the AD7528 to be packaged in either a small 20-pin 0.3" wide DIP or in 20-terminal surface mount packages.

PIN CONFIGURATIONS



SPECIFICATIONS (V_{DD} A = V_{DD} B = +10V; OUT A = OUT B = 0V unless otherwise specified)

Parameter	Variation ¹	V _{DD} = +5V		V _{DD} = +15V		Units	Test Conditions/Comments
		T _c = +25°C	T _{min} -T _{max}	T _c = +25°C	T _{min} -T _{max}		
STATIC PERFORMANCE²							
Resolution	A,B	8	8	8	8	Bits	This is an Endpoint Accuracy Specification
Relative Accuracy	J,A,S	±1	±1	±1	±1	1.5% max	
	K,B,T	±1/2	±1/2	±1/2	±1/2	1.5% max	
	L,C,U	±1/2	±1/2	±1/2	±1/2	1.5% max	
Differential Nonlinearity	A,B	±1	±1	±1	±1	1.5% max	All Codes (Unloaded Minimum One Full (Unloading) Temperature Range)
Gain Error	J,A,S	±0.5	±0.5	±0.5	±0.5	1.0% max	Measured Using Unloaded 875 A and 875 B Bank DAC Latches (loaded with 11111111) Gain Error is Adjustable Using Currents of Figures 1 and 2.
	K,B,T	±0.2	±0.2	±0.2	±0.2	1.0% max	
	L,C,U	±0.1	±0.1	±0.1	±0.1	1.0% max	
Gain Temperature Coefficient ³	A,B	±0.007	±0.007	±0.0075	±0.0075	%/°C max	DAC Latches (loaded with 00000000)
Gain & Temperature	A,B	±10	±100	±10	±100	μA max	
Output Leakage Current	A,B	±100	±100	±10	±100	μA max	
OUT A (Pin 2)	A,B	0	0	0	0	nA max	
OUT B (Pin 20)	A,B	15	15	15	15	nA max	Input Resistance TC = -100ppm/°C, Typical Input Resistance is 11MΩ
V _{DD} A/V _{DD} B Input Resistance Match	A,B	±1	±1	±1	±1	% max	
DIGITAL INPUTS⁴							
Input High Voltage	A,B	2.0	2.0	11.5	11.5	V max	V _{DD} = 0 or V _{DD}
V _{OH}	A,B	0.0	0.0	1.5	1.5	V max	
Input Low Voltage	A,B	0.0	0.0	1.5	1.5	V max	
V _{OL}	A,B	±1	±10	±1	±10	μA max	
Input Current	A,B	10	10	10	10	μA max	WR, CS, DAC A, DAC B
Input Capacitance	A,B	15	15	15	15	pF max	
100-D87	A,B	10	10	10	10	pF max	
WR, CS, DAC A, DAC B	A,B	11	11	11	11	pF max	
SWITCHING CHARACTERISTICS⁵							
Chip Select to Write Set-Up Time	A,B	200	200	60	60	ns max	See Timing Diagram
t _{CS}	A,B	200	200	60	60	ns max	
Chip Select to Write Hold Time	A,B	20	20	10	10	ns max	
t _{CSH}	A,B	20	20	10	10	ns max	
DAC Select to Write Set-Up Time	A,B	200	200	60	60	ns max	
t _{DA}	A,B	20	20	10	10	ns max	
DAC Select to Write Hold Time	A,B	20	20	10	10	ns max	
t _{DAH}	A,B	130	130	60	60	ns max	
Data Valid to Write Set-Up Time	A,B	0	0	0	0	ns max	
t _{DAV}	A,B	100	200	60	60	ns max	
Write Pulse Width	A,B	100	200	60	60	ns max	
POWER SUPPLY							
I _{DD}	A,B	2	2	2	2	mA max	All Digital Inputs V _{IL} or V _{OH} All Digital Outputs 0V or V _{DD}
I _{DD}	A,B	100	100	100	100	μA max	

AC PERFORMANCE CHARACTERISTICS⁵ (Measured Using Recommended P.C. Board Layout and AD644 as Output Amplifier)

Parameter	Variation ¹	V _{DD} = +5V		V _{DD} = +15V		Units	Test Conditions/Comments	
		T _c = +25°C	T _{min} -T _{max}	T _c = +25°C	T _{min} -T _{max}			
DC SUPPLY REJECTION (ΔGAIN/ΔV _{DD})	A,B	0.02	0.04	0.01	0.02	% per % max	ΔV _{DD} = 11%	
CURRENT SETTLING TIME ⁶	A,B	150	400	100	200	ns max	T _{IN} 1218, Out A/Out B load = 100Ω, WR, CS = 0V, D80-D87 = 0V or V _{DD} or 0V	
PROPAGATION DELAY (From Digital Input to 90% of Final Analog Output Current)	A,B	230	270	80	100	ns max	V _{DD} A = V _{DD} B = +10V, OUT A, OUT B Load = 100Ω, C _{OUT} = 15pF, WR, CS = 0V, D80-D87 = 0V or V _{DD} or 0V	
DIGITAL TO ANALOG GLITCH IMPULSE	A,B	100	-	400	-	μV sec typ	For Code Transitions 00000000 to 11111111	
OUTPUT CAPACITANCE								
C _{OUT} A	A,B	50	50	50	50	pF max	DAC Latches Loaded with 00000000	
C _{OUT} B	A,B	50	50	50	50	pF max		
C _{OUT} A	A,B	120	120	120	120	pF max		DAC Latches Loaded with 11111111
C _{OUT} B	A,B	120	120	120	120	pF max		
AC FEEDTHROUGH								
V _{DD} A to OUT A	A,B	-70	-65	-70	-65	dB max	V _{DD} A, V _{DD} B = 30V p-p Sine Wave @ 100kHz	
V _{DD} B to OUT B	A,B	-70	-65	-70	-65	dB max		
CHANNEL TO CHANNEL ISOLATION								
V _{DD} A to OUT B	A,B	-77	-	-77	-	dB typ	Bank DAC Latches Loaded with 11111111, V _{DD} A = 30V p-p Sine Wave @ 100kHz, V _{DD} B = 0V, V _{DD} C = 30V p-p Sine Wave @ 100kHz, V _{DD} A = 0V	
V _{DD} B to OUT A	A,B	-77	-	-77	-	dB typ		
	A,B	-77	-	-77	-	dB typ		
DIGITAL CROSSTALK	A,B	30	-	60	-	μV sec typ	Measured for Code Transitions 00000000 to 11111111	
HARMONIC DISTORTION	A,B	-85	-	-85	-	dB typ	V _{DD} = 5V rms @ 1kHz	

NOTES
¹Temperature Range only; J, K, L Variations: -80°C to +80°C
²Typical values are 100% Gain. Typical noise represent (+25°C) at less than full.
³J, T, U Variations: -15°C to +125°C
⁴Specifications apply to both DACs in AD7528.
⁵Upper signs are 100% Gain. Typical noise represent (+25°C) at less than full.
⁶Guaranteed by design but not production tested.
⁷These characteristics are for design guidance only and are not subject to test.
⁸Specifications subject to design review changes.

AD7528

INTERFACE LOGIC INFORMATION

DAC Selection:

Both DAC latches share a common 8-bit input port. The control input DAC A / DAC B selects which DAC can accept data from the input port.

Mode Selection:

Inputs CS and WR control the operating mode of the selected DAC. See Mode Selection Table below.

Write Mode:

When CS and WR are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7.

Hold Mode:

The selected DAC latch retains the data which was present on DB0-DB7 just prior to CS or WR assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DAC A / DAC B	CS	WR	DAC A	DAC B
L	L	L	WRITE	HOLD
H	L	L	HOLD	WRITE
X	H	X	HOLD	HOLD
X	X	H	HOLD	HOLD


L = Low State H = High State X = Don't Care

Mode Selection Table

CAUTION:

- ESD sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- Do not insert this device into powered sockets. Remove power before insertion or removal.

WRITE CYCLE TIMING DIAGRAM



- NOTES:
 1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 50% TO 50% OF V_{DD} .
 $V_{DD} = +5V, +10V, +15V$
 $V_{DD} = +5V, +10V, +15V$
 2. TIMING MEASUREMENT REFERENCE LEVEL IS $V_{DD}/2$

ABSOLUTE MAXIMUM RATINGS

($T_A = +25^\circ\text{C}$ unless otherwise noted)

- V_{DD} to AGND 0V, +17V
- V_{DD} to DGND 0V, +17V
- AGND to DGND $V_{DD} + 0.3V$
- DGND to AGND $V_{DD} - 0.3V$
- Digital Input Voltage to DGND -0.3V, $V_{DD} + 0.3V$
- V_{PIN2}, V_{PIN20} to AGND -0.3V, $V_{DD} + 0.3V$
- $V_{REF A}, V_{REF B}$ to AGND $\pm 25V$
- $V_{REF A}, V_{REF B}$ to AGND $\pm 25V$
- Power Dissipation (Any Package) to $+75^\circ\text{C}$ 450mW
- Derates above $+75^\circ\text{C}$ to 6mW/ $^\circ\text{C}$
- Operating Temperature Range
- Commercial (J, K, L) Grades -40°C to $+85^\circ\text{C}$
- Industrial (A, B, C) Grades -40°C to $+85^\circ\text{C}$
- Extended (S, T, U) Grades -55°C to $+125^\circ\text{C}$
- Storage Temperature -65°C to $+150^\circ\text{C}$
- Lead Temperature (Soldering, 10 secs.) $+300^\circ\text{C}$

ORDERING INFORMATION¹

Relative Accuracy	Gain Error $T_A = +25^\circ\text{C}$	Temperature Range and Package Options ^{2,3}		
		-40°C to +85°C	-40°C to +85°C	-55°C to +125°C
$\pm 1\text{LSB}$ $\pm 1/2\text{LSB}$ $\pm 1/2\text{LSB}$	$\pm 4\text{LSB}$ $\pm 2\text{LSB}$ $\pm 1\text{LSB}$	Plastic DIP (N-20)	Hermetic (Q-20)	Hermetic (Q-20)
		AD7528JN	AD7528AQ	AD7528SQ
		AD7528KN	AD7528BQ	AD7528TQ
$\pm 1\text{LSB}$ $\pm 1/2\text{LSB}$ $\pm 1/2\text{LSB}$	$\pm 4\text{LSB}$ $\pm 2\text{LSB}$ $\pm 1\text{LSB}$	PLCC ⁴ (P-20A)		LC ⁵ (E-20A)
		AD7528JP		AD7528SE
		AD7528KP		AD7528TE
		AD7528LP		AD7528UE

NOTES

- To order MIL-STD-883, Class B processed parts, add 883B to part number. Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD), see DESC drawing #5962-8770.
- See Section 14 for package outline information.
- Also available in SOIC package (AD7528KR, AD7528LR).
- PLCC: Plastic Leaded Chip Carrier.
- LC⁵: Leadless Ceramic Chip Carrier.

Applying the AD7528




Figure 1. Dual DAC Unipolar Binary Operation (2 Quadrant Multiplication). See Table I.

- NOTES:
 *R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. SEE TABLE 3 FOR RECOMMENDED VALUES.
 *C1, C2 PHASE COMPENSATION (100pF-100pF) IS REQUIRED WHEN USING HIGH SPEED AMPLIFIERS TO PREVENT RINGING OR OSCILLATION.




Figure 2. Dual DAC Bipolar Operation (4 Quadrant Multiplication). See Table II.

- NOTES:
 *R1, R2 AND R3, R4 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED. SEE TABLE 3 FOR RECOMMENDED VALUES.
 *ADJUST R3 FOR $V_{REF A} = 8V$ WITH CODE 10000000 IN DAC A LATCH.
 *MATCHING AND TRACKING IS ESSENTIAL FOR RESISTOR PAIRS R1, R2 AND R3, R4.
 *C1, C2 PHASE COMPENSATION (100pF-100pF) MAY BE REQUIRED IF A1, A2 IS A HIGH SPEED AMPLIFIER.

DAC Latch Contents	Analog Output (DAC A or DAC B)
MSB	LSB
11111111	$-V_{IN} \left(\frac{255}{256} \right)$
10000001	$-V_{IN} \left(\frac{129}{256} \right)$
10000000	$-V_{IN} \left(\frac{128}{256} \right) = -\frac{V_{IN}}{2}$
01111111	$-V_{IN} \left(\frac{127}{256} \right)$
00000001	$-V_{IN} \left(\frac{1}{256} \right)$
00000000	$-V_{IN} \left(\frac{0}{256} \right) = 0$

Note: $1\text{LSB} = (2^8 \times V_{IN}) = \frac{1}{256} (V_{IN})$

Table I. Unipolar Binary Code Table

DAC Latch Contents	Analog Output (DAC A or DAC B)
MSB	LSB
11111111	$+V_{IN} \left(\frac{127}{128} \right)$
10000001	$+V_{IN} \left(\frac{1}{128} \right)$
10000000	0
01111111	$-V_{IN} \left(\frac{1}{128} \right)$
00000001	$-V_{IN} \left(\frac{127}{128} \right)$
00000000	$-V_{IN} \left(\frac{128}{128} \right)$

Note: $1\text{LSB} = (2^7 \times V_{IN}) = \frac{1}{128} (V_{IN})$

Table II. Bipolar (Offset Binary) Code Table

Trim Resistor	J/A/S	K/B/T	L/C/U
R1, R3	1k	500	200
R2, R4	330	150	82

Table III. Recommended Trim Resistor Values vs. Grade