VLBA TECHNICAL REPORT NO. 16

F118

330/610 MHz FRONT END ADAPTER MODULE

E. SCHLECHT June 1990

<u>Table</u> of <u>Contents</u>

Item Page No
Module Drawing List 1
Specifications
Front Panel Connections
Module Replacement Procedure 4
Module M/C Commands
Module M/C Monitors
42-pin Rear Connector Pinout 6
Jl 25-pin Front Connector Pinout 7
J2 25-pin Front Connector Pinout 7
Description of I/O Lines 8
Related Documents
General Description
Circuit Description
Test Procedure
Test Cable Wire List
Module Wire List
Data Sheets
Photograph of Module
Schematic Diagram of Wire-Wrap Board

<u>Drawing List</u>

Description	Number
Assembly Drawing	D53510A002
Wire-wrap Board Layout Drawing	A53510A006
Bill of Materials	A53510B003
Front Panel Silkscreen Artwork	B535101002
Schematic Diagram	C53510S001
Wiring Harness Diagram	A53510W008
Wire List	A53510W009

Specifications

Maximum Voltage to Analog Inputs	\pm 20 VOLT
Analog Voltage Measurement Range	\pm 10 VOLT
Number of analog inputs	14
Number of internal analog measurements	1
Number of digital inputs	0
Number of digital readbacks	1
Number of digital command outputs	1
Module Ser. No. relative address	24 hexadecimal
Address ID code	01 hexadecimal
Analog monitor relative address range	08-1F hexadecimal
Digital monitor relative address	22 hexadecimal
Command relative address range	22 hexadecimal
Power supply voltages required	+5, ±15, +28 VOLT

FRONT PANEL CONNECTIONS AND ADJUSTMENTS

BNC jacks <u>AUX1 to AUX4</u>: Auxiliary analog voltage measurement inputs. They are read by monitoring M/C relative addresses 19_{16} through $1C_{16}$.

25-pin D-connectors: Are connected through two 25-conductor cables to the associated F117 Front end control module.

Module Replacement Procedure

I. <u>Removal</u>. Unscrew the knurled plastic screws on the two connectors attached to the front panel. Unplug the connectors from the front panel. Loosen the captivated screws and use the module puller to remove the module from the bin.

II. <u>Replacement</u>. To install a new module, simply insert the module into the bin and tighten the captivated screws. Push the connectors from the cables leading to the F117 module onto the appropriate connectors on the front panel, and tighten the knurled screws.

330/610 MHz FE Monitor/Control (F117 & F118) [ID No. 01₁₆]

COMMANDS

Function: Noise Calibrator Control Relative Address: 22h


	Action
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	
00	Calibrator Diodes OFF
02	LO Cal Continuous
01	LO Cal Modulated
08	HI Cal Continuous
04	HI Cal Modulated


		MONITORS			
Relativ	e		-		Normal
Address	Type		ultiplier ¹		Value
******		******		*******	
04	•	Lo-Cal Diode Current	120	mA	10 mA (on)
05	Analog	Hi-Cal Diode Current	120	mA	10 mA (on)
06	Analog	Lo-Cal Diode Voltage	4	Volts	28 V (on)
07	Analog	Hi-Cal Diode Voltage	4	Volts	28 V (on)
08	Analog	Rack A Temp. Sensor #1 (Top)	10	deg C	26 °C
09	Analog	Helium Pressure Sensor #4	1	Volts	
0A	Analog	+28 Volt Power Supply Monitor	4	Volts	+28 V
10	Analog	-15 Volt Power Supply Monitor	2	Volts	-15 V
11	Analog	330/610 Front End Temp. Sensor		Kelvin	315 K
12	Analog	+5 Volt Power Supply Monitor	1	Volts	+5 V
13	Analog	+15 Volt Power Supply Monitor	2	Volts	+15 V
14	Analog	Helium Pressure Sensor #1	1	Volts	
15	Analog	Helium Pressure Sensor #2	1	Volts	
16	Analog	Helium Pressure Sensor #3	1	Volts	
17	Analog	Rack A Temp. Sensor #2 (Botton	n) 10	deg C	23 °C
18	Analog	330/610 FE Ser. No. (Analog)	2.5	-	
19	Analog	Front Panel Auxiliary Input #	1 1	Volts	
1A	Analog	Front Panel Auxiliary Input #2	2 1	Volts	
1B	Analog	Front Panel Auxiliary Input #3	31	Volts	
1C	Analog	Front Panel Auxiliary Input #4	4 1	Volts	
1D	Analog	Front End +15 V Monitor	2	Volts	+15 V
1E	Analog	Rear Panel Auxiliary Input #1	1	Volts	
lF	Analog	Rear Panel Auxiliary Input #2	1	Volts	
n n		Col Command Readback (come or			

22 Digital Cal Command Readback (same as commands)
24 Digital Serial No. of F117 connected to F118

 1 An analog data value can be converted to Volts by dividing it by 3276.8. The resulting voltage can then be converted to the Units shown by multiplying it by the corresponding Multipliers.

 2 On front panel of 330/610 MHz Adapter module (F118)






P1 (REAR VIEW)

			P1		
PIN	FUNCTION	COMMENT	PIN	FUNCTION	COMMENT
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	FE 15V SUPPLY FE 15V RETURN HI-CAL OUTPUT CAL OUTPUT CAL OUTPUT PS 15V SENSE + PS 15V SENSE - + 5 V SUPPLY FE +15V REF FE GND REF ANALOG ID SENSOR +15V SENSOR GND +15V SUPPLY -15V SUPPLY FE TEMP SENSOR EXT ANLG 1- EXT ANLG 1+ EXT ANLG 2-	TO FRONT END TO FRONT END TO FLOAT SUPPL TO FLOAT SUPPL FROM FRONT END FROM FRONT END TO RACK SENSRS TO RACK SENSRS	30 31 32 33 34 35	EXT ANLG2+ TEMP SENS 1 TEMP SENS 2 PS 15V FLT + + 28V SUPPLY PRESS SENS 1 PRESS SENS 2 PRESS SENS 3 PRESS SENS 3 PRESS SENS 4 GROUND PS 15V FLT - SENSOR -15V	FROM FLOAT SUP FROM FLOAT SUP TO RACK SENSRS

6



			J1	, - - - - - - - - - -	
PIN	FUNCTION	COMMENT	PIN	FUNCTION	COMMENT
1	TEMP SENS 1		14		
2	TEMP SENS 2		15	ANLG 3+ (EXT)	
3	PRESS SENS 1		16	ANLG 3- (EXT)	
5	PRESS SENS 2 PRESS SENS 3		17 18	ADDR 0 (EXT) ADDR 1 (EXT)	
6	PRESS SENS 4		19	ADDR 1 (EXI) ADDR 2 (EXI)	
,	FE TEMP SENS		20	ADDA Z (LAI)	
8	+ 7.5 VOLT		21		
9	- 7.5 VOLT		22		
10	+ 5 VOLT		23		
111	+ 7 VOLT		24		
12			25		
13	Q GROUND				
			J2	· · · · · · · · · · · · · · · · · · ·	
1	GROUND		14	FO	
2			15	F1	
3			16	F2	
4			17	F3	
5			18		
6 7			19 20		
8			20		
9	PARITY*		22		
10			23		
11	CAL		24		
12	HI-CAL		25		
13					

42-PIN REAR PANEL CONNECTOR:

FE 15V SUPPLY: 15 Volt supply + output to front end.

FE 15V RETURN: 15 Volt supply - output to front end.

<u>HI-CAL</u>: High-level calibrator output to front end.

<u>CAL</u>: Low-level calibrator output to front end.

<u>PS 15V SENSE + & -</u>: Power supply sense outputs to front end 15 Volt power supply. +5 VOLT SUPPLY: +5 V input from power supply.

FE +15V REF: +15 Volt sense line from front end. Connected to pin 8.

FE GND REF: Ground sense line from front end. Connected to pin 9, and also used as a reference for analog voltage monitor points.

<u>ANALOG ID</u>: Analog voltage input set by voltage divider in front end which is converted to digital to give a unique serial number to each 330/610 MHz front end.

<u>SENSOR +15V & GND</u>: Power outputs to temperature and pressure sensors in the vertex room.

+15 VOLT SUPPLY: +15 V input from power supply.

-15 VOLT SUPPLY: -15 V input from power supply.

FE TEMP SENSOR: Front end temperature sensor input.

EXT ANLG 1±,2±: Auxiliary analog inputs, currently unused.

TEMP SENS 1,2: Rack temperature sensor inputs.

<u>PS 15V FLT +</u>: Front end floating 15 Volt power supply + input. Connected to pin 1.

<u>+28 VOLT SUPPLY</u>: +28 V input from power supply.

<u>PRESS SENS 1-4</u>: Helium line pressure sensor inputs.

GROUND: Module ground for signals and return for power supplies.

<u>PS 15V FLT -</u>: Front end floating 15 Volt power supply - input. Connected to pin 2.

<u>SENSOR -15V</u>: Power output to temperature and pressure sensors in the vertex room.

DB-25 FEMALE FRONT PANEL CONNECTOR (J1, MONITOR):

<u>TEMP_SENS 1,2</u>: Temperature sensor signal outputs to F117 module.

<u>PRESS SENS 1-4</u>: Pressure sensor signal outputs to F117 module.

FE TEMP SENS: Front end temperature sensor signal output to Fl17 module.

+7.5 VOLT: +15 Volt supply monitor voltage (divided by 2) output to F117.

<u>-7.5 VOLT</u>: -15 Volt supply monitor voltage (divided by 2) output to F117.

5 VOLT: +5 Volt supply monitor voltage output to F117.

7 VOLT: +28 Volt supply monitor voltage (divided by 4) output to F117.

QUALITY GROUND: Common ground return for all analog sensors.

<u>ANLG 3+, ANLG 3-</u>: Extra analog output to F117 used with the internal F118 multiplexer controlled by ADDR 0-2 (below).

<u>ADDR 0-2</u>: Address input lines from F117 for control of F118 multiplexer for additional analog inputs. Used with ANLG 3 (above).

DB-25 MALE FRONT PANEL CONNECTOR (J2, CONTROL):

<u>GROUND</u>: Power supply return ground for front end to Fl17. Connected to Pin 13. <u>PARITY</u>: Parity bit output for error checking of frequency bitsused in ID word for the M/C Standard Interface. See description below.

<u>CAL</u>: +28 Volt input to power the front end's low-level calibrator diode. Connected to pin 4 of the 42-pin rear connector.

<u>HI CAL</u>: +28 Volt input to power the front end's high-level calibrator diode. Connected to pin 3 of the 42-pin rear connector.

<u>GROUND</u>: Power supply return ground for front end to F117. Connected to Pin 1. <u>F0-F3</u>: Frequency bits of ID number output to F117.

Related Documents

- Specification of Monitor and Control Standard Interface, A55001N002-A, L. R. D'Addario, November, 1985.
- 2. Specification of Monitor and Control Bus at VLBA Stations, A55001N001, B. G. Clark, December 1984.

II. <u>General Description</u>.

The 330/610 MHz F118 Adaptor module serves a dual function. Its primary purpose is to serve as an interface between the prime focus 330/610 MHz and the standard F117 front end monitor/control interface module. This is required because the F117 is designed to operate with the VLBA cryogenic front ends. Hence much of the capacity of the F117, such as the cryogenics control is not used.

The second function of the F118 is to measure miscellaneous A-rack analog voltages, since the 330/610 MHz front end has only a few voltages to be monitored. These voltages are monitored from power supplies, temperature sensors and helium pressure sensors.

III. <u>Circuit Description</u>.

Referring to the circuit diagram, the main component of the adaptor module is the 8 to 1 CMOS analog multiplexer. Since the adaptor is used to measure voltages from many locations, their returns must be isolated. The voltages monitored at the cryogenic front ends are all referenced to a single ground, so the capability to monitor a single extra differential voltage(ANLG3±) and to output addressing lines(ADDRO-ADDR3) to operate an external multiplexer were included in the F117 Module.

The external multiplexer is connected to four front panel auxiliary inputs, IN1 - IN4, two rear panel auxiliary inputs, EXT ANL 1 & 2, as well as the 330/610 MHz front end analog serial number and power supply voltage monitor points. The analog serial number (S/N) is set by two resistors in the front end which produce a unique voltage for each front end. This eliminates the need to send down a set of parallel lines for a digital S/N from the remote front end. The analog S/N is converted into a digital number by the analog to digital converter. The +15 volt power supply voltage is measured at the front end by two special lines in the cable connected to the FE. These lines carry almost no current, and are also used as remote sense lines for the +15 volt power supply which powers this FE only. This voltage is divided by two 100 k Ω resistors, to bring the voltage into the range of the Standard Interface's A/D converter. After the voltage is divided, it goes to the multiplexer through an instrumentation amplifier. This amplifier is used to provide a low capacitance and high impedance to the voltage divider to minimize errors. The amplifier also provides a low impedance to drive the relatively high capacitance of the cable connecting the multiplexer to the F117 module.

The adaptor module is also used to monitor the ± 15 and ± 28 volt rack-A power supplies. Since these voltages are out of the range of the voltage measuring circuitry (± 10 V), they are divided down. The 15 volt supplies are divided in half by two 10K ohm resistors. The 28 volt supply is divided by four using four 10 K Ω resistors. All (except the FE supply discussed above) are connected to the single-ended monitor points in the Fl17 module, since they are referenced to chassis ground.

The pressure sensors and the temperature sensors are also monitored with the single-ended monitor circuitry. The temperature sensors, including that in the front end, are actually temperature controlled current sources, so they do not require any ground reference. Instead they require 4 to 30 volts at the '+' terminal, and a current of T μ A is sourced by the '-' terminal, where T is the temperature in °K. In the adaptor module the current from each sensor is sunk to chassis ground through a 10K Ω resistor. This produces a voltage of 10 mV/°K, so a temperature of 290 K yields 2.9 V across the 10 K Ω resistor. This voltage is then shifted and amplified by IC 2B so that a voltage of 0.1 V/°C is sent to the

12

A/D converter. Thus a temperature of 25 °C produces a voltage of 2.5 V. IC 2E provides a precision voltage reference for this shifting.

The negative side of the FE +15 V power supply is connected to chassis ground. Thus, the return current from the FE goes through the antenna structure. Referring to the module wiring list (near the end of this manual) it can be seen that the positive side is connected through the module to the 8-pin connector on the back of the rack. The 8-conductor cable going to the front end is connected to this 8-pin socket. The two reference lines (+15 and ground) are brought back through the cable and connected to the multiplexer to monitor the FE +15 V supply, as well as to the power supply sense inputs. The ground reference is also used as the reference for the differential multiplexer input which is used to measure the analog S/N voltage. This way, any voltage drop in the ground return through the antenna is compensated for.

Other connections to the F117 M/C module include a hard-wired address/ID connected to the F0-F3 and PA lines. These are hard-wired because the adaptor is used only with the 330/610 front end. Use of this ID is described in the M/C standard interface specification A55001N002-A, p 4. The calibrator signals are connected through the module to the 8-pin connector. Their operation is unaffected by the adapter module, and is the same as for the cryogenic modules.

III. Test Procedure.

The test procedure for the Fll8 module is automated, for the most part, using a computer to 'exercise' the module.

REQUIREMENTS:

- 1. IBM PC or compatible. Must have serial port on COM1.
- 2. RS-232 to RS-422/485 converter.
- 3. F118/L107 Test Box.
- 3. Working and tested F117 Module.
- 4. MODTEST program.
- 5. Voltmeter, preferably digital.
- 6. Power supply to supply +5 V, ± 15 V and + 28 V power.
- 7. Cables to connect the Test Box to the power supply, and to the F117 and F118 modules.
- 8. Two 25-conductor cables each with a male D-25 connector on one end, and a female D-25 on the other.

Connect the power supply, the RS-422 converter and the module together with the cable as shown in the connection diagram. Boot the computer up normally, and put the disk with the MODTEST program into whichever disk drive is normally used for running external programs. The DOS disk need not be in the drive, and the MODTEST program can be copied onto a hard disk, if desired. Type 'MODTEST' to execute the program. The program will indicate what to do to check out the module.

14




Figure 1. F118 Test Set-up.

F118 MODULE TEST CABLES

(Ma	MODULE TEST C arked as F118 in PLUG to SOC	Cable) (Ma	rked		EST CABLE # 2 117 Cable) o SOCKET
	g pin wired to			wired to	
	of same number			of same	
P		- /	F	••••••	
PIN	COLOR	USE	PIN	COLOR	USE
1	red	FE 15 V SUPP	1	blue	AUX IN 1+
2	black	FE 15 V RETN	2	black	AUX IN 1-
3	violet	HI-CAL	3	black	AUX IN 2+
4	white	CAL	4	black	AUX IN 2-
8	red	PS 15 V SENS+	8	red	XMIT +
9	black	PS 15 V SENS-	9	black	XMIT -
10	orange	+5 V SUPP	10	orange	+5 V SUPP
11	white	FE +15 V REF	11	blue	-5 V SUPP
12	wht/orn	FE GND REF	14	white	RCV +
13	wht/grn	ANALOG ID	15	black	RCV -
14	red	T/P SENS +15 V	16	red	+15 V SUPP
15	black	T/P SENS GND	17	yellow	-15 V SUPP
16	red	+15 V SUPP	29	gray	+28 V SUPP
17	yellow	-15 V SUPP	34	black	GROUND
18	wht/brn	FE TEMP SENS			
19	wht/gry	EXT ANLG 1+			
20	wht/vio	EXT ANLG 1-	F1	18 MODULE	TEST CABLE # 2
21	wht/yel	EXT ANLG 2+	(Ma	rked as L	107/F117 Cable)
22	wht/blk	EXT ANLG 2-	7-pi	n Ampheno	1 PLUG to SOCKET
25	wht/blu	TEMP SENS 1	(P1	ug pin wi	red to socket
26	wht/orn	TEMP SENS 2		pin of sa	me number)
28	red	PS 15V FLT +		-	
29	gray	+28 V SUPP	PIN	COLOR	USE
30	wht/grn	PRESS SENS 1	Α	black	GROUND
31	wht/brn	PRESS SENS 2	С	gray	+28 V SUPP
32	wht/gry	PRESS SENS 3	D	red	+15 V SUPP
33	wht/vio	PRESS SENS 4	Е	orange	+5 V SUPP
34	black	GROUND	F	yellow	-15 V SUPP
35	black	PS 15V FLT -		-	
36	red	T/P SENS -15 V			

16

VLBA PROJECT		JG. 1	2, 1987		Ŵ	J. W	IREMAN			
DRAWING:A53510W 330/610 MHZ ADA		E F11	8 <u>INTERI</u>	NAL	WIRING H	IARN	<u>ESS</u>			
REVISION C			9/4/87							
REVISION D	DA	ATE: 3	3/2/88	W-6	2,W-63,W	1-64	,W-65,J1-	1,J	1-2	
						L4, T	W-15 & W-	16,	J1-19 &	
		•	J1-21 8							
PIN FUNCTION	COLOR				FUNCTION	N	COLOR		GA SOURCE	
1. GND	BLK	22 1			5V		ORG		22 P1-10	
3. GND					5V					
5. IN1+	GRN TWT PH								26 AUX-1S	
7. $IN2+$	ORG TWT PH								26 AUX-25	
9. IN3+ 11. IN4+	WHT TWT PH								26 AUX-35	
13. EXT ANL1-	YEL TWT PH WHT/ORG				IN4- EXT ANL1				26 AUX-4S)
15. EXT ANL2-	•				EXT ANLI		WHT/GRN WHT/GRY		26 P1-20 26 P1-22	
17.	WIII/ BRI	20		18.	CAI ANLZ	2 T	WHI/GRI		20 11-22	
19. FE GND REF	BLK	26			ANAL ID				26 P1-13	
21.	24	20			FE 15V R	REF	RED		22 P1-11	
23.				24.			ND0			
25. ANLG 3+	WHT/GRY	26.			ANLG 3-		WHT/BLK		26 J1-16	
27. GND	BLK			28.			, 2			
29. ADDR 0	WHT/BRN			30.	ADDR 1		WHT/VIO		26 J1-18	
31. ADDR 2	WHT/YEL		J1-19	32.			•			
33. PRES SENS 1	WHT/BRN	26	P1-30, J	1-3	34.					
35. PRES SENS 2	WHT/GRY	26	P1-31,J	1-4	36.					
37. PRES SENS 3		26	P1-32,J	1-5	38.					
39. PRES SENS 4	WHT/YEL	26	P1-33,J	1-6	40.					
41. 28V	GRY		P1-29 4	42.						
43. 7V	WHT/BLK			44.						
45.7.5V	WHT/ORG			46.						
477.5V	WHT/GRN			48.						
49. GND	BLK	22		50.						
51.				52.						
53. 55.				54.						
57.				56.	EE TEMD	CEN		•	0 C D1 10	
59.				58. 60.	re lenr	2 EIN	S WHT/GRN	1	26 P1-18	,JI-/
61.					FMPCFNC2	דווס	WHT/BLU		26 J1-2	
63.TEMPSENS1OUT	WHT /ORG	26					WHT/BLU		26 J1-2 26 P1-26	
65. TEMP SENS 1				66.	TEM SER	15 2	WIII/ BLO		20 11-20	
67.		20		68.						
69. <u>PA</u>	WHT/YEL	26.		70.						
71.	,			72.						
73. GND	BLK	22		74.						
75.				76.						
77.				78.						
79.			ł	80.						
81. FO	WHT/BRN			82.	F1		WHT/BLU	I	26 J2-15	1
83. F2	WHT/ORG	26 .		84.	F3		WHT/GRN	I	26 J2-17	
85.			1	86.						

87.		8	8.		
89.		9	0.		
91.		9	2.		
93.		9	4.		
95. 15V	RED	22 P1-16 9	615V	YEL	22 Pl-17
97. GND		9	8. 5V	ORG	26 J1-10
99. GND	BLK	22 W-GND 10	0. 5V	ORG	22 P1-10
	FROM	T PANEL CONN	FCTORS		
J1- DBM-25S	1		J2- DBM-25P		
PIN FUNCTION	COLOR		IN FUNCTION	COLOR	GA SOURCE
1.TEMPSENS10UT	WHT/ORG	26 W-63 1		BLK	22 W-GND
2.TEMPSENS2OUT	WHT/BLU		•		
3. PRES SENS 1	•	26 W-33 3			
4. PRES SENS 2	•	26 W-35 4			
5. PRES SENS 3	•	26 W-37 5			
6. PRES SENS 4	•	26 W-39 6			
7. FE TEMP SENS	•	26 W-58 7			
8. 7.5V	WHT/ORG	26 W-45 8			
97.5V	WHT/GRN	26 W-47 9		WHT/YEL	26 W-69
10. 5V	ORG	26 W-98 10		,	
11. 7V	WHT/BLK	26 W-43 11		WHT/BLU	24 P1-4
12.		12		WHT/GRY	24 P1-3
13. Q-GND	BLK	22 W-GND 13			
14.		14		WHT/BRN	26 W-81
15. ANLG 3+	WHT/GRY	26 W-25 15		WHT/BLU	26 W-82
16. ANLG 3-	WHT/BLK	26 W-26 16		WHT/ORG	26 W-83
17. ADDR 0	WHT/BRN	26 W-29 17		WHT/GRN	26 W-84
18. ADDR 1	WHT/VIO	26 W-30 18			
19. ADDR 2	WHT/YEL	26 W-31 19			
20.	,	20			
21.		21			
22.		22			
23.		23			
24.		24			
25.		25			
DNC CO AV CONNE	CTOR	601.07			
BNC CO-AX CONNE		COLOR	GA SOURCE		
AUX 1 CENTE		GRN TWT PR			
SHIEL		BLK TWT PR			
AUX 2 CENTE		ORG TWT PR			
SHIEL		BLK TWT PR			
AUX 3 CENTE		WHT TWT PR			
SHIEL		BLK TWT PR			
AUX 4 CENTE		YEL TWT PR			
SHIEL	D IN4-	BLK TWT PR	26 W-12		

INTERNAL WIRING HARNESS (cont.)

	P1 REAR PANEL	CONNECTORS		
J1	AMP 42 PIN			
PIN FUNCTION	COLOR GA SOURC	E PIN FUNCTION	COLOR	GA SOURCE
1. FE 15V	RED 16 P1-28	2. FE 15V R	ET BLK 2	2 W-GND
3. HI-CAL	WHT/GRY 24 J2-12	4. CAL	WHT/BLU 2	24 J2-11
5.		6.		
7.		8. PS 15V SI	NS RED 2	2 P1-11
9. PS GND SNS	BLK 22 P1-12	10. 5V	ORG	2 W-2,W-100
11. FE 15V REF	RED 22 P1-8, W-22	12. FE GND RI	EF BLK 2	2 P1-9,W-19
13. ANLG ID	WHT/BLU 26 W-20	14. SENSOR 15	5V RED 2	2 P1-16
15. SENSOR GND	BLK 22 W-GND	16. 15V	RED 2	2 P1-14,W-95
1715V	YEL 22 P1-36,W-96	18. FE TEMP S	SENS WHT/GRN 2	26 W-58
	WHT/ORG 26 W-13	20. EXT ANL1-	+ WHT/GRN 2	26 W-14
21. EXT ANL2-	WHT/BRN 26 W-15	22. EXT ANL2-	+ WHT/GRY 2	26 W-16
23.		24.		
25. TEMP SENS 1	WHT/ORG 26 W-65	26. TEMP SENS	5 2 WHT/BLU 2	26 W-64
27.		28. PS 15V FI	LT+ RED 2	2 P1-1
29. 28V	GRY 22 W-41	30. PRES SENS	5 1 WHT/BRN 2	26 W-33
31. PRES SENS 2	•	32. PRES SENS	5 3 WHT/VIO 2	26 W-37
33. PRES SENS 4	WHT/YEL 26 W-39	34. GND	BLK 1	.6 W-GND
35. PS 15V FLT-	BLK 22 W-GND	36. SENSOR -1	LSV YEL 2	2 P1-17
37.		38.		
39.		40.		
41.		42.		

Data Sheets - Selected Portions

- 1. TL082 Texas Instruments
- 2. HI507A Harris Semiconductor
- 3. AD581 Analog Devices
- 4. INA101 Burr-Brown

D2297, FEBRUARY 1977-REVISED SEPTEMBER 1983 24 DEVICES COVER MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES Low-Power Consumption • High Input Impedance . . . JFET-Input Stage Wide Common-Mode and Differential Voltage Ranges Internal Frequency Compensation (Except • TL080, TL080A) Low Input Bias and Offset Currents Latch-Up-Free Operation **Output Short-Circuit Protection** • High Slew Rate . . . 13 V/µs Typ Low Total Harmonic Distortion . . . 0.003% TYP TLOBO, TLOBOA TLOB1, TLOB1A, TLOB1B TL082, TL082A, TL082B JG OR P DUAL-IN-LINE PACKAGE JG OR P DUAL-IN-LINE PACKAGE JG OR P DUAL-IN-LINE PACKAGE (TOP VIEW) (TOP VIEW) (TOP VIEW) N1/COMP 1 IN - 2 IN + 3 OFFSET N1 1 0 8 NC - OUT 🗐 AMPL 7 VCC + 6 0UT IN - 2 IN + 3 7 VCC + IN - 2 IN + 3 7 OUT # 1 AMPL 6 🗍 IN – #2 vcc - Ū₄ 5 OFFSET N2 Vcc - 🗗 5 OFFSET N2 vcc₋∐₄ 5 1 IN + TLO81M . . . FH OR FK CHIP CARRIER PACKAGE TL082M . . . FH OR FK (TOP VIEW) CHIP CARRIER PACKAGE Ξ (TOP VIEW) NC OFFSET I NC NC NC OUT g 2 1 20 19 1 20 19 2 3 2 NC Π 4 18 [] NC NC 14 18 [NC IN -0 5 Vcc+ 17 [] #1 IN h s # 2 OUT 17 NC 16 16 0 NC NC 16 16 [] NC IN+ b٦ 15 OUT #1'IN + 17 150 # 2 IN -NC Π8 14 1 NC NC 118 NC 14 [] 9 10 11 12 13 10 11 12 13 q

NC-No internal connection

VCC -

g

N N N

OFFSET

DEVICE TYPES, SUFFIX VERSIONS, AND PACKAGES

	TL080	TL081	TL082	TL083	TL084	TL085
TL08_M	JG	FH, FK, JG	FH. FK. JG	FH, FK, J	FH, FK, J, W	•
TL08_1	JG, P	JG. P	JG, P	J, N	J. N	•
TLO8_C	JG, P	JG, P	JG, P	J, N	J. N	N
TLO8_AC	JG, P	JG, P	JG, P	J, N	J, N	•
TLO8_BC	•	JG, P	JG, P	•	J, N	•

*These combinations are not defined by this data sheet.

Copyright == 1983 by Texas instruments incorporated

g

g

Z

2

VCC VCC g


Operational Amplifiers

description

The TLO8 __ JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient. Offset adjustment and external compensation options are available within the TLO8 __ family.

Device types with an "M" suffix are characterized for operation over the full military temperature range of -55 °C to 125 °C, those with an "I" suffix are characterized for operation from -25 °C to 85 °C, and those with a "C" suffix are characterized for operation from 0 °C to 70 °C.

schematic (each amplifier)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		TL08_M	TL08_1	TLO8_C TLO8_AC TLO8_BC	UNIT
Supply voltage, V _{CC+} (see Note 1)		18	18	18	V
Supply voltage, VCC - (see Note 1)	- 18	- 18	- 18	V	
Differential input voltage (see Note 2)		± 30	± 30	± 30	V
Input voltage (see Notes 1 and 3)	±15	±15	±15	V	
Duration of output short circuit (see Note 4)			unlimited	unlimited	
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 5)			680	680	mW
Operating free-air temperature range		- 55 to 125	- 25 to 85	0 to 70	°C
Storage temperature range		- 65 to 150	-65 to 150	- 65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	FH, FK, J, JG, or W package	300	300	300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	N or P package		260	260	۰c

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC + and VCC -.

2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.

- The output may be shorted to ground or to either supply. Temperature and: or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
- For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Section 2. In the J and JG packages, TL08_M chips are alloy-mounted; TL08_1, TL08_C, TL08_AC, and TL08_BC chips are glass-mounted.



HI-506A/HI-507A 16 Channel CMOS Analog Multiplexer with Overvoltage Protection

FEATURES	DESCRIPTION				
ANALOG/DIGITAL OVERVOLTAGE PROTECTION	The HI-506A and HI-507A are dielectrically isolated CMOS				
FAIL SAFE WITH POWER LOSS (NO LATCHUP)	analog multiplexers incorporating an important feature; they withstand analog input voltages much greater than the supplies. This is essential in any system where the analog inputs originate				
BREAK-BEFORE-MAKE SWITCHING					
DTL/TTL AND CMOS COMPATIBLE	outside the equipment. They can withstand a continuous input				
• ANALOG SIGNAL RANGE ±15V	up to 10 volts greater than either supply, which eliminates the possibility of damage when supplies are off, but input signals				
ACCESS TIME (TYP.) 500ns	are present. Equally important, they can withstand brief input				
SUPPLY CURRENT AT 1MHz ADDRESS TOGGLE (TYP.) 4mA	transient spikes of several hundred volts; which otherwise would require complex external protection networks. Neces-				
• STANDBY POWER (TYP.) 7.5mW	sarily, ON resistance is somewhat higher than similar unpro- tected devices, but very low leakage currents combine to pro-				
APPLICATIONS	duce low errors. Application Notes 520 and 521 further explain these features.				
DATA ACQUISITION	The HI-506A/507A is offered in both commercial and military				
INDUSTRIAL CONTROLS	grades. For additional Hi-Rel screening including 160 hour burn-in specify the "-8" suffix. For further information see				
• TELEMETRY	Application Notes 520 and 521.				
PINOUT	FUNCTIONAL DIAGRAM				
HI-506A	HI-506A				
TOP VIEW •vsupply 1 •c 2 •c 3 •c 3 •c 3 •c 3 •c 3 •c 3 •c 4 •c 5 •c 7 •c 7 •c 7 •c 8 •c 9 •c 9 •c 10 •c 11 •c 12 •c 13 •c 14 •c 15 •c 15 •c 10 •c 10 •c 11 •c 12 •c 13 •c 14 •c 15 •c 15 •c 15 •c 15					
HI-507A TOP VIEW -Vsumpty 1 0018 2 -Vsumpty 1 NC 3 -Vsumpty - NC 3 -Vsumpty - NC 3 -Vsumpty - -Vsumpty - - -Vsumpty - -Vsumpty - -Vsump	HI-507A				

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Between Pins 1 and 27	44 V	Total Power Dissipation*	1200mW
VREF to Ground V+ to Ground	22V	Operating Temperature	
VEN, VA, Digital Input Overvoltage:		HI-506A/507A-2	-55°C to +125°C
(VSupply (+)	+4V	HI-506A/507A-5	0°C to +75°C
VA VSupply (+) VSupply ()	-4V	Storage Temperature	-65°C to +150°C
Analog Overvoltage:			
V I VSupply (+)	+20V		
Vs VSupply (+) VSupply ()	-20V	* Derate 19.7mW/°C ab	ove T _A = 110ºC.

ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

Supplies = +15V, -15V; VREF (Pin 13) = Open; VAH (Logic Level High) = +4.0V; VAL (Logic Level Low) = +0.8V For Test Conditions, consult Performance Characteristics section.

			-506A/50			-506A/54		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN,	TYP.	MAX.	UNITS
ANALOG CHANNEL CHARACTERISTICS *VS, Analog Signal Range	Full	-15		+15	-15		+15	v
*R _{ON} , On Resistance (Note 1)	+25°C Full		1.2	1.5 2.0		1.5	18	KΩ KΩ
°IS (OFF), Olf Input Leekage Current	+25°C Full		0.03	±50		0.03	<u>±</u> 50	
°10 (0FF), 011 Output Leekage Current HI-506A HI-507A	+25°C Full Full		1.0	±300 ±200		1.0	±300 ±200	44 44 44
°IO (OFF) with Input Overvoltage Applied (Note 2)	+25°C Full		4.0	2.0		4.0		nA مر
°IO (ON), On Channel Leskage Current HI-SOGA HI-SO7A IOJFF, Oifferential Off Output Leskage Current	+25°C Full Full Full		0.1	±300 1700 150		8.1	:300 :200	**
(HI-509 Only)								
<u>OIGITAL INPUT CHARACTERISTICS</u> VAL, Input Low Threshold TTL Orive VAH, Input High Threshold (Note 7)	Fuil Fuil	4.0		88	48			v v
VAL MOS Onve (Nete 3)	•25°C •25°C	6.0		8.8			0.8	v
*I.A., Input Leekage Current (High or Low)	Full			1.0			1.8	μA
SWITCHING CHARACTERISTICS IA, Access Time IOPEN, Brock-Bolors Make Oolay	+25°C Full +25°C	25	0.5 80	1.0	25	0.5 80	1.9	μι μι αι
ON (EN). Enable Orlay (ON)	•25°C		300	500		300		81
OFF (EN). Enable Orlay (OFF)	Full +25°C Full		300	1000 500 1000		300	1000	84 85 84
Settling Time (0, 1%) (0.025%)	+25°C +25°C		1.3			1.3		μ1 μ1
"Off Isoletion"" (Note 4)	•25°C	50	64		50	68		4
S (OFF), Channel Input Capacitance	•25°C		5			5		e f
O (OFF), Channel Output Capacitance HI-506A HI-507A	+25°C +25°C		50 25			50 25		8 F 8 F
A, Digital Input Capacitance	+25°C		5			5		₽F
OS IDFF), Input to Output Capacitance	+25°C		0.1			0.1		•F
OWER REQUIREMENTS D. Power Dissipation	Full		2.5			7.5		mW
I+, Current Pin 1 (Note 5)	Full		05	2.0		0.5	2.0	mA
I-, Current Pin 27 (Nate 5)	Full		0 0Z	10		0 02	1.0	mA
I+, Standby (Nate 6)	Full	1	05	20		0.5	2.0	mA
I-, Standby (Note 61	Full		0 OZ	10		0 02	1.0	mA

6. VEN + 0 8V. 2. To drive Irom DTL/TTL circuits, IKΩpullup resistors to +5 OV supply are recom-mended.

VOUT = ± 10V, IOUT + - 100 μA.
 Analeg Overvaltage + ± 33V.
 VREF + 10V.
 VEF + 0.8V, RL = 1K, CL +15pF, VS = 2VRMS, I = 500KHz.

TRUTH TABLES

	HI-506A									
	Aſ	Az	A	A.	EN	-ON- CHANNEL				
	x	X	X	X	ι	NONE				
	ι	ι	X L L M M L L M M L L M	L	L H	1				
	ι	i.	ι	н	H	2				
	ι	L	н	ι		3.				
	L	L	н	н	H					
	L	н	ι.	L	н	5 6 7				
	L	н		M	н	6				
	L	H	н	ι	н					
		н	н	н	H	1				
	н	L	L	L	H	1				
	H	L	L	H I	H	10				
	H	ι		L	H	11				
ł	M	L		н		12				
		11 L L H H H	L L	* . * . * . * . * . * . * . *	H	13				
1	H	н	L	м	н	н				
ł				L		ห				
l		н	н	н	н	16				



HI-507A

A2	At	A.0	EN	ON SWITCH PAIR
X	X	X	T	NONE
ι	L	L	. н	1 1
ι	1	н.	н	2
ι	н	1	н	1
ι.	н	H	н	4
H	ι	L	н	5
H	L	н	н	6
н	н	ι	н	,
н	н	н	н	

+25°C and +125°C anly.

HI-506A/507A

4-11




High Precision 10V IC Reference

AD581*

FEATURES

Laser-Trimmed to High Accuracy: 10.000 Volts ±5mV (L and U) Trimmed Temperature Coefficient: 5ppm/°C max, 0 to +70°C (L) 10ppm/°C max, -55°C to +125°C (U) Excellent Long-Term Stability: 25ppm/1000 hrs. (Noncumulative) Negative 10 Volt Reference Capability Low Quiescent Current: 1.0mA max 10mA Current Output Capability 3-Terminal TO-5 Package

AD581 FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD581 is a three-terminal, temperature compensated, monolithic band-gap voltage reference which provides a precise 10.00 volt output from an unregulated input level from 12 to 30 volts. Laser Wafer Trimming (LWT) is used to trim both the initial error at $+25^{\circ}$ C as well as the temperature coefficient, which results in high precision performance previously available only in expensive hybrids or oven-regulated modules. The 5mV initial error tolerance and 5ppm/°C guaranteed temperature coefficient of the AD581L represent the best performance combination available in a monolithic voltage reference.

The band-gap circuit design used in the AD581 offers several advantages over classical Zener breakdown diode techniques. Most important, no external components are required to achieve full accuracy and stability of significance to low power systems. In addition, total supply current to the device, including the output buffer amplifier (which can supply up to 10mA) is typically 750μ A. The long-term stability of the band-gap design is equivalent or superior to selected Zener reference diodes.

The AD581 is recommended for use as a reference for 8-, 10or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD581J, K, and L are specified for operation from 0 to +70°C; the AD581S, T, and U are specified for the -55°C to +125°C range. All grades are packaged in a hermetically-sealed three-terminal TO-5 metal can.

*Covered by Patent Nos. 3,887,863; RE 30,586

PRODUCT HIGHLIGHTS

- Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The AD581L has a maximum deviation from 10.000 volts of ±7.25mV from 0 to +70°C, while the AD581U guarantees ±15mV maximum total error without external trims from -55°C to +125°C.
- 2. Since the laser trimming is done on the wafer prior to separation into individual chips, the AD581 will be extremely valuable to hybrid designers for its ease of use, lack of required external trims, and inherent high performance.
- 3. The AD581 can also be operated in a two-terminal "Zener" mode to provide a precision negative 10 volt reference with just one external resistor to the unregulated supply. The performance in this mode is nearly equal to that of the standard three-terminal configuration.
- 4. Advanced circuit design using the band-gap concept allows the AD581 to give full performance with an unregulated input voltage down to 13 volts. With an external resistor, the device will operate with a supply as low as 11.4 volts.

Applying the AD581

APPLYING THE AD581

The AD581 is easy to use in virtually all precision reference applications. The three terminals are simply primary supply, ground, and output, with the case grounded. No external components are required even for high precision applications; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD581 requires less than 1mA quiescent current from an operating supply range of 12 to 30 volts.




Figure 1. AD581 Pin Configuration (Top View)

An external fine trim may be desired to set the output level to exactly 10.000 volts within less than a millivolt (calibrated to a main system reference). System calibration may also require a reference slightly different from 10.00 volts. In either case, the optional trim circuit shown in Figure 2 can offset the output by up to ± 30 millivolts (with the 22 Ω resistor), if needed, with minimal effect on other device characteristics.




Figure 2. Optional Fine Trim Configuration




Figure 3. Simplified Schematic



INA101

Very-High Accuracy INSTRUMENTATION AMPLIFIER

FEATURES

- ULTRA-LOW VOLTAGE ORIFT Q25µV/℃
- LOW OFFSET VOLTAGE 25µV
- . LOW NONLINEARITY 0.002%
- LOW NOISE $13nV/\sqrt{Hz}$ at $f_0 = 1kHz$
- HIGH CMR 106dB at 60Hz
- HIGH INPUT IMPEDANCE 10¹⁰Ω
- LOW COST, TD-100, CERAMIC DIP AND PLASTIC PACKAGE


DESCRIPTION

The INA101 is a high accuracy, multistage, integrated-circuit instrumentation amplifier designed for signal conditioning requirements where very-high performance is desired. All circuits, including the interconnected laser-trimmed thin-film resistors, are integrated on a single monolithic substrate.


APPLICATIONS

- AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS: Strain Gages Thermocouples RTDs
- REMOTE TRANSDUCERS
- LOW LEVEL SIGNALS
- MEDICAL INSTRUMENTATION


A multiamplifier design is used to provide the highest performance and maximum versatility with monolithic construction for low cost. The input stage uses Burr-Brown's ultra-low drift, low noise technology to provide exceptional input characteristics.



MECHANICAL



Basic Model N Performance C S: -55°C A, C: -25°C H: 0°C to Package Code M: TO-100 G: 14-Pin H			
P: 14-Pin Plastic DIP TO-100 Hermetic DIP Plastic D (M Suffix) (G Suffix) (P Suffi			
INA101AM	INA101AG	INA101HP	
INA101CM INA101SM	INA101CG INA101SG		




Case = -V_{CC} Leads in true position within 0.10° (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

црания и		INC	INCHES		ETERS
T NJK	DIM	MIN.	MAX	MIN	MAX
1	-	660	285	16 76	19 9
1 1		220	280	5 59	7 1
C	C	-	200	-	sd
Seating	Э	015	023	0 38	0 54
Plane		010	070	0 76	1 78
	G	100 84	SIC	2 54 8	ASIC
	-	630	095		
		008	015	0 20	0 3
	<	100	-	2 54	-
1		300 BA	SIC	7 62 8	ASIC
1	v	-	130	-	150
		020	050	0 51	1.2

ABSOLUTE MAXIMUM RATINGS

Supply ±20V	
Internal Power Dissipation 600mW	
Input Voltage Range±Vcc	
Operating Temperature Range55°C to +125°C	
Storage Temperature Range:	
M, G65°C to +150°C	
P40°C to +85°C	
Lead Temperature (soldering 10 seconds) +300°C	
Output Short-Circuit Duration Continuous to ground	

PIN CONFIGURATION



TYPICAL PERFORMANCE CURVES

At +25°C and in circuit of Figure 2 unless otherwise noted.

