VLBA TECHNICAL REPORT NO. 18

F117

FRONT END CONTROL MODULE

E. SCHLECHT July 1990

<u>Table</u> of <u>Contents</u>

<u>Item</u> Page	No
Module Drawing List	
Specifications	
Front Panel Connections	
Module Replacement Procedure 4	
Module M/C Commands	
Module M/C Monitors 6	
Interpretations of Digital Monitor Results 7	
42-pin Rear Connector Pinout 8	
Jl 25-pin Front Panel Connector Pinout 9	
J2 25-pin Front Panel Connector Pinout 9	
Description of I/O Lines	
Related Documents	
General Desription	
Circuit Description	
Test Procedure	
Test Cable Wire List	
Module Wire List	
Data Sheets	
Photograph of Module	
Schematic Diagram of Wire-Wrap Board	

Drawing List

Description	Number
Assembly Drawing	D53510A001
Wire-wrap Board Layout Drawing	A53510A004
Bill of Materials	A53510B001
Wire-wrap Board Bill of Materials	A53510B002
Front Panel Silkscreen Artwork	B535101001
Schematic Diagram	C53510S003
Wiring Harness Diagram	C53510W001
Wiring Harness List	A53510W006
Wire List	A53510W007

Specifications

Maximum Voltage to Analog Inputs	\pm 20 VOLT
Analog Voltage Measurement Range	\pm 10 VOLT
Number of analog inputs	12
Number of internal analog measurements	2
Number of digital inputs	2
Number of digital readbacks	2
Number of digital command outputs	2
Module Ser. No. relative address	24 hexadecimal
Address ID code range	00-0F hexadecimal
Analog monitor relative address range	08-1F hexadecimal
Digital monitor relative address range	20-24 hexadecimal
Command relative address range	20, 22 hexadecimal
Power supply voltages required	+5, ±15, +28 VOLT

Address ID Code For Each Frequency

<u>Frequency</u> 75 MHz	<u>FE No.</u> F101	<u>Code</u> 00	<u>Frequency</u> 10.7 GHz	<u>FE No.</u> F107	<u>Code</u> 06
330/610 MHz	F102	01	15 GHz	F108	07
1.5 GHz	F103	02	23 GHz	F109	08
2.3 GHz	F104	03	43 GHz	F110	09
4.8 GHz	F105	04	86 GHz	F111	0A
8.4 GHz	F106	05			

FRONT PANEL CONNECTIONS AND ADJUSTMENTS

25-pin D-connectors: Are connected through two 25-conductor cables to the associated Front end, except for the 330/610 MHz front end controller, which is connected to the F118 adaptor.

Module Replacement Procedure

I. <u>Removal</u>. Unscrew the knurled plastic screws on the two connectors attached to the front panel. Unplug the connectors from the front panel. Loosen the captivated screws and use the module puller to remove the module from the bin.

II. <u>Replacement</u>. To install a new module, simply insert the module into the bin and tighten the captivated screws. Push the connectors from the cables leading to the front end onto the appropriate connectors on the front panel, and tighten the knurled screws.

COMMANDS

Function: <u>Cryogen</u> Relative Address:	<u>ics State Control</u> 20h (hexadecimal)		
Command	X C H bits: 2 1 0	Action	
7	111	Cool	
4	100	Stress	
5	101	Off	
2	010	Heat	
6	110	Pump	
(0)	(0 0 0)	(Stress)*	

* Not normally used.

Function: <u>Calibrator Control</u> Relative Address: 22h (hexadecimal)

Command

Action

0000	Cal Off
0002	Lo Cal Continuous
0001	Lo Cal Modulated
0008	Hi Cal Continuous
0004	Hi Cal Modulated


MONITORS


(hex)04AnalogLo-Cal Diode Current12005AnalogHi-Cal Diode Current12006AnalogLo-Cal Diode Voltage407AnalogHi-Cal Diode Voltage408AnalogPump Vacuum Sensor109AnalogAC Current0.10AAnalogLED Voltage1	0 mA 10 mA (on) 4 Volts 28 V (on) 4 Volts 28 V (on) 4 Volts 28 V (on) 1 Volts 1 Amps 0.5 A 1 Volts
(hex)04AnalogLo-Cal Diode Current12005AnalogHi-Cal Diode Current12006AnalogLo-Cal Diode Voltage407AnalogHi-Cal Diode Voltage408AnalogPump Vacuum Sensor109AnalogAC Current0.10AAnalogLED Voltage1	0 mA 10 mA (on) 0 mA 10 mA (on) 4 Volts 28 V (on) 4 Volts 28 V (on) 1 Volts 1 Amps 0.5 A 1 Volts
05AnalogHi-Cal Diode Current12006AnalogLo-Cal Diode Voltage407AnalogHi-Cal Diode Voltage408AnalogPump Vacuum Sensor109AnalogAC Current0.10AAnalogLED Voltage1	0 mA 10 mA (on) 4 Volts 28 V (on) 4 Volts 28 V (on) 4 Volts 1 Amps 0.5 A 1 Volts
05AnalogHi-Cal Diode Current12006AnalogLo-Cal Diode Voltage407AnalogHi-Cal Diode Voltage408AnalogPump Vacuum Sensor109AnalogAC Current0.10AAnalogLED Voltage1	0 mA 10 mA (on) 4 Volts 28 V (on) 4 Volts 28 V (on) 4 Volts 1 Amps 0.5 A 1 Volts
06AnalogLo-Cal Diode Voltage407AnalogHi-Cal Diode Voltage408AnalogPump Vacuum Sensor109AnalogAC Current0.10AAnalogLED Voltage1	4 Volts 28 V (on) 4 Volts 28 V (on) 1 Volts 1 Amps 0.5 A 1 Volts
07AnalogHi-Cal Diode Voltage408AnalogPump Vacuum Sensor109AnalogAC Current0.10AAnalogLED Voltage1	4 Volts 28 V (on) l Volts l Amps 0.5 A l Volts
08AnalogPump Vacuum Sensor109AnalogAC Current0.10AAnalogLED Voltage1	l Volts l Amps 0.5 A l Volts
09AnalogAC Current0.10AAnalogLED Voltage1	l Amps 0.5 A l Volts
OA Analog LED Voltage 1	l Volts
OB Analog Sensor Voltage 1	
OC Analog 7.5 V Reference 1	
OD Analog Hi Q GND 1	· · - ·
10 Analog Left FET #1 Volt. 1	
11 Analog Right FET #1 Volt. 1	
12 Analog Left FET #2 Volt. 1	
13 Analog Right FET #2 Volt. 1	
14 Analog 15 K Temp Sens. 100	
15 Analog 50 K Temp Sens. 100	
16 Analog 300 K Temp Sens. 100	
17 Analog Dewar Vacuum Sensor 1	
18 - 1F Analog External Multiplexer	
20 Digital State Command Readback	See next page.
21 Digital Digital Mon. Word	See next page.
22 Digital Cal Command Readback	See next page.
23 Digital Digital ID Word	See next page.
24 Digital FE Control Module Serial No.	

* The analog data values can be converted directly to Volts by dividing them by 3276.8. The resulting voltages can then be expressed in the Units shown by multiplying them by the corresponding Multipliers.

State Command Readback:	Address - 20h	(bits 0-7)
XCH Results bit:210	State	
$\begin{array}{ccccc} 7 & 1 & 1 & 1 \\ 4 & 1 & 0 & 0 \\ 5 & 1 & 0 & 1 \\ 2 & 0 & 1 & 0 \\ 6 & 1 & 1 & 0 \\ (0) & 0 & 0 & 0 \end{array}$	Cool Stress Off Heat Pump Start-Up Reset Sta	ate (Stress)
Digital Monitor Word:	<u>Address - 21h</u>	<u>bits_0-5</u>
<u>FE Cryo state</u> : Results: Same as <u>State</u>	Command Readback above.	bits_0-2
<u>Manual/Computer Switch p</u> Results: 0 - MANUAL	<u>osition</u> : 1 - COMPUTER	<u>bit 3</u>
Pump Request Condition: Results: 0 - not req	l - ON (requested)	<u>bit 4</u>
<u>Pump Valve Position</u> : Results: 0 - CLOSED	1 - OPEN	<u>bit 5</u>
<u>Cal Command Readback</u> : Results: Same as Command		<u>bits 0-7</u>
Digital ID Word: Shows frequency band, serial Bits 0 - 3 : Frequency Bits 4 - 5 : Modification Bits 6 - 11: Serial Numbe	[FO - F3] [MO - M1]	<u>bits 0-11</u> n level of each Front End:
<u>FE Control Module Serial No.</u> : Serial number of the Fll7 m		<u>bits 0-7</u>

INTERPRETATION OF DIGITAL MONITOR VALUES





PI (REAR VIEW)

			P1		
PIN	FUNCTION	COMMENT	PIN	FUNCTION	COMMENT
1 2 3 4 5 6 7 8 9 10 11 12	XMIT + XMIT - + 5 V SUPPLY MODULATOR INPUT	930 mA	22 23 24 25 26 27 28 29 30 31 32 33	+ 28 V SUPPLY	100 mA max
13 14 15 16 17 18 19 20 21	RCV + RCV - + 15 V SUPPLY - 15 V SUPPLY	45 mA 40 mA	34 35 36 37 38 39 40 41 42	GROUND RST + RST -	

	14 0 0 3 4 15 0 0 0 4 5 16 0 0 0 0 0 9 18 0 0 0 0 0 9 10 18 0 0 0 0 0 0 10 11 22 23 0 0 0 11 12 13	0 13 12 11 25 0 0 0 11 10 9 8 7 6 5 4 3 2 11 10 9 8 7 6 5 4 3 2 1 12 21 20 0
 (1) (2) (3) (4) (5) (5) (5) (6) (7) (7)	JI (FRONT VIEV)	J2 (FRONT VIEW)
	PLUG	SOCKET

			J1		
PIN	FUNCTION	COMMENT	PIN	FUNCTION	COMMENT
1	PUMP VACUUM		14	VACUUM SENSOR	
2	DEWAR VACUUM		15	ANLG 3+ (EXT)	
3	15 K TEMP SENS		16	ANLG 3- (EXT)	
4	50 K TEMP SENS		17	ADDR 0 (EXT)	
5	300 K TEMP SENS		18	ADDR 1 (EXT)	
6	AC CURRENT SENS		19	ADDR 2 (EXT)	
7	RIGHT FET #1 BIAS		20	SOLENOID MONITOR	
8	RIGHT FET #2 BIAS		21	PUMP MONITOR	
9	LEFT FET #1 BIAS		22	м	
10	LEFT FET #2 BIAS		23	X MONITOR	
11	LED VOLTAGE		24	C MONITOR	
12			25	H MONITOR	
13	Q GROUND				
			J2		
1	GROUND		14	FO	· · · · · · · · · · · · · · · · · · ·
2	+ 15 V SUPPLY		15	F1	
3	- 15 V SUPPLY		16	F2	
4			17	F3	
5			18	S0	
6	X OUTPUT		19	S1	
7	C OUTPUT		20	S2	
8	H OUTPUT		21	S3	
9	PARITY*		22	S4	
10			23	S5	
11	CAL OUTPUT		24	MO	
12	HI-CAL OUTPUT		25	MI	
13	GROUND				

Description of I/O Lines

42-PIN REAR PANEL CONNECTOR:

XMIT+, XMIT-: Monitor/Control transmit bus input from station computer. <u>+5 VOLT SUPPLY</u>: +5 V input from power supply. MODULATOR: TTL input for 80 Hz calibrator noise diode modulating signal; it switches the diode on and off. <u>RCV+, RCV-</u>: Monitor/Control receive bus output to station computer. +15 VOLT SUPPLY: +15 V input from power supply. -15 VOLT SUPPLY: -15 V input from power supply. +28 VOLT SUPPLY: +28 V input from power supply. GROUND: Module ground for signals and return for power supplies. DB-25 MALE FRONT PANEL CONNECTOR (J1, MONITOR): PUMP VACUUM: Input voltage from the vacuum sensor in the front end pump line. DEWAR VACUUM: Input voltage from the vacuum sensor in the front end dewar. 15 K TEMP SENSOR: Input voltage from the temperature sensor at the 15 K refrigerator stage in the front end. 50 K TEMP SENSOR: Input voltage from the temperature sensor at the 50 K refrigerator stage in the front end. 300 K TEMP SENSOR: Input voltage from the temperature sensor in the front end card cage at room temperature. AC CURRENT: Input voltage from the refrigerator AC current sensor. <u>RIGHT FET #1 BIAS</u>: Bias voltage input from the first FET of the low noise amplifier for the RCP channel. <u>RIGHT FET #2 BIAS</u>: Bias voltage input from the later FET's of the low noise amplifier for the RCP channel. LEFT FET #1_BIAS: Bias voltage input from the first FET of the low noise for the LCP channel. amplifier LEFT_FET #2_BIAS: Bias voltage input from the later FET's of the low noise amplifier for the LCP channel. LED VOLTAGE: Voltage measured across a resistor feeding the LED's used in HEMT amplifiers in the front end. Allows LED current to be measured. **<u>OUALITY GROUND</u>**: Common ground return for all analog sensors in the front end. VACUUM SENSOR: Direct, non-linearized input from the Dewar vacuum sensor. Allows more accurate pressure calculation. ANLG 3+, ANLG 3-: Extra analog input used with an external multiplexer controlled by ADDR 0-2 (below). ADDR 0-2: Address output lines for control of external multiplexer for additional analog inputs. Used with ANLG 3 (above).

Description of I/O Lines (cont.)

DB-25 MALE FRONT PANEL CONNECTOR (J1, MONITOR) (cont.):

<u>SOLENOID MONITOR</u>: TTL input indicating position of the pump line solenoid. LO = closed, HI = open.

<u>PUMP MONITOR</u>: TTL input indicating if vacuum pumping is requested by the front end. LO = pump off, HI = pump on.

<u>M (MAN/CPU)</u>: TTL input indicating whether the front end is controlled manually or by the station computer. LO = manual, HI = computer.

<u>X/C/H MONITOR</u>: Monitor inputs for the cryogenic state of the front end. See software control listing above for interpretation.

DB-25 FEMALE FRONT PANEL CONNECTOR (J2, CONTROL):

GROUND: Power supply return ground for front end. Connected to Pin 13.

+ 15V SUPPLY: Supply output for the front end.

- 15V SUPPLY: Supply output for the front end.

X/C/H OUTPUT: Cryogenic state control bits output.

<u>PARITY</u>: Parity bit for error checking of frequency bits used in ID word for the M/C Standard Interface. See description below.

CAL OUTPUT: +28 Volt output to power the front end's low-level calibrator diode.

<u>HI CAL OUTPUT</u>: +28 Volt output to power the front end's high-level calibrator diode.

<u>GROUND</u>: Power supply return ground for front end. Connected to Pin 1.

FO-F3: Frequency bits of ID number input from front end.

<u>SO-F5</u>: Serial number bits of ID number input fromfront end.

<u>MO-M1</u>: Modification bits of ID number input from front end.

Related Documents

- Specification of Monitor and Control Standard Interface, A55001N002-A, L. R. D'Addario, November, 1985.
- 2. Specification of Monitor and Control Bus at VLBA Stations, A55001N001, B. G. Clark, December 1984.
- 3. Discussion of the Front-End Monitor and Control System, VLBA Electronics Memo 41, Dick Thompson, April, 1985.
- 4. Vertex Room Interfacing, VLBA Electronics Memo 42, R. Norrod, April, 1985.
- 5. Front-End Monitor and Control, VLBA Electronics Memo 43, S. Weinreb, April, 1985.
- 6. Meeting on Front-End Interface, VLBA Electronics Memo 44, Dick Thompson, May, 1985.
- 7. Front-End Changes, VLBA Electronics Memo 60, S. Weinreb, February, 1986.

I. General Description.

The purpose of the Front End Interface (F117) modules is to provide a link between the Monitor/Control system and the front ends, which, with one exception, are cryogenic. Each F117 has the capability to monitor the analog and digital signals associated with the various subsystems in each front ends. The F117 also allows control of the front end by computer command. Generally, the subsystems monitored and controlled by the F117 include the cryogenics, the vacuum pump, the calibrator noise sources, temperature sensors, and FET bias voltages and currents.

II. Circuit Description.

Referring to the F117 schematic, C53510S003, the circuitry on the left communicates with the Monitor/Control Standard Interface board, which is described in its Specification (see "Related Documents" above). IC's 1AB, 1AA, 1B, 1CB and 1D are used for handshaking and address decoding. IC 5D allows the Standard Interface (MCSI) to read the serial number of the module. This serial number is set by wires on the 100-pin connector into which the wirewrap board is plugged. The set of IC's 2A - 2E, 3A, and 3B are latches and buffers that allow the digital commands to be output, and the digital monitors to be read onto the M/C bus. IC 2A is the cryogenic ('cryo') state latch and 3A allows the cryo state to be read back at the same address. The readback makes the address look like a memory location to the computer; that is, the number written can be read back. 2B is the calibrator state latch, and 3B is its readback. IC's 2C and 2D read the Frequency number, Serial number and Revision number of the front end. This is a 12-bit number which is brought down on 12 lines from the front end, and is unique to each front end. IC 2E is a digital state monitor latch which allows the monitoring of various front end parameters, including the cryo state. This

allows verification that the cryo state command was properly received and interpreted by the front end.




Figure 1. Block Diagram

IC 5E is the ID read latch. It allows the MCSI to read the ID and parity bits which include the Frequency bits FO - F3 from the front end, along with some hard wired bits identifying the device as a front end. This allows the M/C Standard Interface board to know that it is connected to a front end as well as its frequency band. This ID process is described in more detail in the MCSI specification.

To the right of the latches, gates IAC, IAD, ICC, and ICD decode the Calibrator (Cal) commands for the Cal source driver circuitry. The Cal modulator

signal (MOD) is received by 5A, and goes to AND gates 1AC and 1AD. IC 4C is a quad transistor array used as a twin two-transistor driver for the low and high (solar) Cal signals. These drivers have been optimized to give a minimum voltage drop, less than 0.1 volt @ 50 mA drive current. The output currents are sampled by IC 3D to give an output voltage proportional to the current. IC 3E is a dual comparator which cuts off the output drive if the current rises above a level which is set by R53 and R54. These resistors also serve to set the reference level for the MOD signal receiver. Potentiometers R55 and R56 set the current to voltage ratio and are adjusted in the calibration procedure. ANLG 6+ and ANLG 7+ are voltage measurement points to allow the cal voltages to be monitored.

On the far left side, IC 4A is a 16-channel single-ended CMOS analog multiplexer. The analog monitor voltages from the front end are all referenced to a single "quality" ground. This IC multiplexes these onto a single double ended output which goes to the MCSI board. If additional inputs external to the module are required (specifically, in the Fl18 module), the Fl17 provides one differential input ANLG 3± and 3 address lines, ADDRO - ADDR2 to provide for 8 additional analog inputs. These lines are connected through J1 on the front panel.

IC 3C is a 7.5 volt reference which, along with ground, allow the analog voltage measurement circuitry to be checked and adjusted. IC 1F is a power-up reset. If a power failure occurs 1F sets all command latches to logical zero upon reapplication of power. This puts the front end into the COOL mode, and turns off the cal signals.

Further information about specific details of the operation of the F117 module can be found elsewhere in this manual, or in the documents listed under "Related Documents". III. <u>Test Procedure</u>.

The test procedure for the F117 module is automated, for the most part, using a computer to 'exercise' the module.

REQUIREMENTS:

- 1. IBM PC or compatible. Must have serial port on COM1.
- 2. RS-232 to RS-422/485 converter.
- 3. MODTEST program.
- 4. Oscilloscope.
- 5. Voltmeter, preferably digital.
- 6. Power supply to supply +5 V, ± 15 V and +28 V power.
- 7. Cable to connect the module to the power supply and to the RS-422 converter (described below).
- 8. Two 25-conductor cables each with a male D-25 connector on one end, and a female D-25 on the other.
- 9. F117 test box.

Connect the power supply, the RS-422 converter and the module together with the cable as shown in Figure 2. Boot the computer up normally, and put the disk with the MODTEST program into whichever disk drive is normally used for running external programs. The DOS disk need not be in the drive, and the MODTEST program can be copied onto a hard disk, if desired. Type 'MODTEST' to execute the program. The program will indicate what to do to check out the module.

16




Figure 2. Fl17 Module Test Set-up.

P1 = 42-pin rack type AMP connector.
P2 = 7-pin blue Amphenol plug.
P3 = 9-pin DB-9P plug.
P4 = BNC male plug.

P1

P2

FROM	<u>T0</u>	COLOR	<u>USE</u>	FROM	<u>T0</u>	COLOR	<u>USE</u>
P1-8 P1-9 P1-10 P1-12 P1-14 P1-15 P1-16 P1-17 P1-29 P1-34	P3-1 P3-2 P2-E P4-cntr P3-8 P3-9 P2-D P2-F P2-C P2-A	red black orange RG-188 white black red yellow gray black	XMIT+ XMIT- +5 V MOD P2-E RCV+ RCV- +15 V -15 V +28 V GND	P2-A P2-C P2-D P1-10 P2-F	P1-34 P1-29 P1-16 oran P1-17	black gray red ge +5 V yellow	GND +28 V +15 V -15 V
		P3			P4		
FROM	<u>T0</u>	COLOR	<u>USE</u>	FROM	<u>T0</u>	COLOR	<u>USE</u>
P3-1 P3-2 P3-8 P3-9	P1-8 P1-9 P1-14 P1-15	red black white black	XMIT+ XMIT- RCV+ RCV-	P4-cntr P4-shld		RG-188 CONNECTE	MOD D

VLBA FRONT END		F117 <u>INTE</u>				JULY,7	,1987	
DRAWING:A53510W	1006		WILLIA	W WIE	REMAN			
REVISIONS:		DATE:						
NOTE: (L) INDIC				TRUE	, EX. $HI-LO(1)$	L) LO-LO	OW SIGNAL	
PART I-WIREWRAH								
PIN FUNCTION	SOURCE		GA.		FUNCTION	SOURCE		GA.
	REF GND	BLK	22		5V	TB1-4	ORG	22
3. GND					5V			
5. ANLG $4+$	P1-5	WHT/GRY	26		ANLG 5+		•	26
7.			• •		Q GND	J1-13		22
		BLK			ANLG 1 & 2+		WHT/GRN	26
11. R/W(L)					DEV REQ		WHT/BRN	26
13. ANLG 6+					ANLG 7+		WHT/BLK	26
15. DEV ACK		•			ID READ		WHT/ORG	26
17. HI-LO(L)SEI					ANENB		WHT/VIO	26
19. S/N 0			26		S/N 1	GND/5V		26
21. S/N 2					S/N 3	GND/5V		26
23. S/N 4					S/N 5	•	BUSS	26
25. S/N 6		BUSS			S/N 7	•	BUSS	26
27. GND	WW BD	BUSS	26		5V	WW BD		26
NOTE: STRAP SER							E, EX. S/N	-18
STRAP S/N 0,2,3				•				
29. ADDR 0 P1-4					ADDR 1 P1-43		•	26
31. ADDR 2 P1-4					ADDR 3		WHT/RED	26
33. ADDR 4				34.	ADDR 5	P1-43	WHT/YEL	26
35. C/M O				36.	C/M 1	P1-16	WHT/ORG	26
37. C/M 2				38.	C/M 3	P1-15	WHT/BLU	26
39. C/M 4	P1-31	WHT/RED	26	40.	C/M 5	P1-14	WHT/RED	26
41. C/M 6	P1-30	WHT/BLK	26	42.	C/M 7	P1-13	WHT/BLK	26
43. C/M 8	P1-29	WHT/YEL	26	44.	C/M 9	P1-12	WHT/YEL	26
45. C/M 10				46.	С/М 11	P1-11	WHT/VIO	26
47. C/M 12	P1-27			48.	C/M 13	P1-10	WHT/GRY	26
49. GND		-,		50.	-,		,	
51. C/M 14	P1-26	WHT/BRN	26		C/M 15	P1-9	WHT/BRN	26
53.		,		54.	-,			20
55. CAL	J2-11	BLU	22		HI-CAL	J2-12	VIO	22
57. LF1		WHT/RED					WHT/YEL	26
59. LF2	J1-10	WHT/BLU	26		RF2	J1-8		26
61. 15 K	J1-3	•	26		50 K	J1-8 J1-4	WHT/BLK	
63. 300 K		WHT/GRN					WHT/BRN	26
	J1-5	WHT/GRY	26	64.		J1-2	WHT/ORG	26
65. VP	J1-1	WHT/BLU	26	66.		J1-6	WHT/VIO	26
67. LED(L)	J1-11	WHT/ORG	26		SENS	J1-14	WHT/GRN	26
69. PA	J2-9	WHT/RED	26		H(L)	J2-8	WHT/BLK	26
71. C	J2-7	WHT/YEL	26	72.	X	J2-6	WHT/VIO	26
73. GND			• •	74.				
75. H-MON(L)	J1-25	WHT/GRY	26		C-MON	J1-24	WHT/BRN	26
77. X-MON	J1-23	WHT/GRN	26		M(L)	J1-22	WHT/ORG	26
79. P	J1-21	WHT/BLU	26	80.		J1-20	WHT/RED	26
81. F 0	J2-14	WHT/BLK	26	82.		J2-15	WHT/RED	26
83. F 2	J2-16	WHT/BLU	26	84.		J2-17	WHT/ORG	26
85. M O	J2-24	WHT/RED	26	86.		J2-25	WHT/BLU	26
87. S O	J2-18	WHT/GRN	26	88.	S 1	J2-19	WHT/BRN	26

INTERNAL WIRING HARNESS (cont.)

	S 2	J2-20	WHT/GRY	26		S 3	J2-21	WHT/VIO	26
	S 4	J2-22	WHT/YEL	26		S 5	J2-23	WHT/BLK	26
	MOD	FT-6	WHT/RED	26		-15V	TB1-5	YEL	22
	15V	TB1-6	RED	22		28V	TB1-7	GRY	22
	GND	_			98.				
		REF GND			LOO.	5V	TB1-4	ORG	22
	II-STANDAR	D INTER	FACE BOARD	WIRING					
	K_P1					K P2			
	FUNCTION	SOURCE	COLOR	GA		FUNCTION	SOURCE	COLOR	GA
1.					1.	5V			
	ANLG 1+	W-10	WHT/GRN	26	2.				
	ANLG 2+	P1-2	BUSS	26	3.				
	ANLG 3+	J1-15	WHT/BRN	26	4.				
	ANLG 4+	W-5	WHT/GRY	26	5.				
	ANLG 5+	W-6	WHT/VIO	26	6.				
	ANLG 6+	W-13	WHT/YEL	26	7.				
	ANLG 7+	W-14	WHT/BLK	26	8.				
		W-52	WHT/BRN	26	9.	ID READ	W-16	WHT/ORG	26
10.	C/M 13	W-48	WHT/GRY	26	10.				
11.	C/M 11	W-46	WHT/VIO	26	11.				
12.	C/M 9	W-44	WHT/YEL	26	12.				
13.	C/M 7	W-42	WHT/BLK	26	13.	GND	REF GND	BLK	22
14.	C/M 5	W-40	WHT/RED	26	14.	5V	TB1-4	ORG	22
15.	C/M 3	W-38	WHT/BLU	26		15V	TB1-6	RED	22
16.	C/M 1	W-36	WHT/ORG	26	16.	-15V	TB1-5	YEL	22
17.	HI-LO(L)SEL	W-17	WHT/GRN	26	17.				
18.					18.				
19.	*Q GND	W-9	BLK	26	19.	RCV+	FT-7	WHT - PR	26
20.	*Q GND	P1-19	BUSS	26		RCV-	FT-9	BLK-PR	26
21.	ANLG 3-	J1-16	WHT/GRY	26		XMIT+	FT-8	RED - PR	26
22.	ANLG 4-	P1-38	BUSS	26		XMIT-	FT-10	BLK-PR	26
23.	ANLG 5-	P1-38	BUSS	26	23.				
24.	ANLG 6-	P1-38	BUSS	26	24.				
25.	ANLG 7-	P1-38	BUSS	26	25.	GND			
26.	C/M 14	W-51	WHT/BRN	26					
27.	C/M 12	W-47	WHT/GRY	26					
	•	W-45	WHT/VIO	26					
			WHT/YEL	26					
			WHT/BLK	26					
			WHT/RED	26					
		W-37	WHT/BLU	26					
		W-35	WHT/ORG	26					
		REF GND	•	22					
	DEV REQ		WHT/BRN	26					
			WHT/GRY	26					
			WHT/VIO	26					
	GND P1-22,23			26					
	-15V		YEL	22					
	15V		RED	22					
41.		-							

42.


42.						
43. ADDR 5	W-34 WHT/YEL	26				
44. ADDR 4	W-33 WHT/BLK	26				
45. ADDR 3	W-32 WHT/RED	26				
46. ADDR 2	W-31 WHT/BLK	26				
47. ADDR 1	W-30 WHT/YEL	26				
48. ADDR 0	W-29 WHT/VIO	26				
49. R/W(L)	W-11 WHT/BLU	26				
50. 5V	TB1-4 ORG	22				
	PANEL CONNECTOR W					
JACK 11 (AMP		INING	,			
PIN FUNCTION	SOURCE COLOR	GA	PIN FUNCTION	SOUTHOR	COT OD	~
1.	SOURCE COLOR	GA		SOURCE	COLOR	GA
3.			2. 4.			
5.						
7.			6.			
7. 9. XMIT-		0.0	8. XMIT+	FT-8	RED - PR	26
9. AHI- 11.	FT-10 BLK-PR	26	10. 5V	FT-2	ORG	20
			12. MOD	FT - 6	WHT/RED	26
13. 15. D <i>C</i> V		• •	14. RCV+	FT - 7	WHT-PR	26
15. RCV-	FT-9 BLK-PR	26	16. 15V	FT-5	RED	20
1715V	FT-3 YEL	20	18.			
19.			20.			
21.			22.			
23.			24.			
25.			26.			
27.			28.			
29. 28V	FT-4 GRY	20	30.			
31.			32.			
33.			34. GND	FT-1	BLK	20
35.			36.			
37.			38.			
39.			40.			
41.			42.			
PART IV-REAR	SHIELD PANEL, FILT	ER FE				
INTERNAL CONN			REAR PANEL CO	NNECTIONS		
PIN SOURCE	SOURCE COLOR	GA	PIN SOURCE		COLOR	GA
1. GND	TB1-1 BLK	20	1. GND		BLK	
2. 5V	TB1-4 ORG	20	2. 5V			20
315V	TB1-5 YEL	20		J11-10		20
4. 28V	TB1-7 GRY		315V		YEL	20
5. 15V	TB1-6 RED	20	4. 28V		GRY	20
6. MOD		20	5. 15V		RED	20
	W-93 WHT/RED	26	6. MOD		WHT/RED	26
7. REC +	P2-19 WHT-PR	26	7. REC +		WHT-PR	26
8. XMIT +	P2-21 RED-PR	26	8. XMIT +		RED-PR	26
9. REC -	P2-20 BLK-PR	26	9. REC -		BLK-PR	26
10. XMIT -	P2-22 BLK-PR	26	10. XMIT -	J11-9	BLK-PR	26
NOTE:WIRES ON	FEEDTHRU'S 7 & 9,	8 &	10 ARE TWISTED	PAIRS		

INTERNAL WIRING HARNESS (cont.)

PART V-POWER DISTRIBUTION TERM POWER SUPPLY INPUT			IINAL	BLOCK POWER DISTRIBUTION					
	N SOURCE	COLOR	GA	SOURCE	DISIRIBUTIO	2 1	COLOR	GA	
TB1-1 GND	FT-1	BLK	20	GND REI	F		BLK	22	
TB1-2									
TB1-3									
TB1-4 5V	FT-2	ORG	20	P1-50,	P2-14, W-2	, W-100	ORG	22	
TB1-5 -15V	FT-3	YEL	20		P2-16, W-9		YEL	22	
TB1-6 15V	FT-5	RED	20		P2-15, W-9		RED	22	
TB1-7 28V	FT-4	GRY	20	W-96			GRY	22	
PART VI-FRONT	PANEL CO	NNECTOR	WIRIN	NG					
J1-MONITOR				J2-0	CONTROL				
PIN FUNCTION	SOURCE	COLOR	GA	PIN	FUNCTION	SOURCE	COLOR		GA
1. VP	W-65 1	WHT/BLU	26	1.	GND	REF GND	BLK		22
2. VD	W-64 1	WHT/ORG	26	2.	15V	TB1-6	RED		22
3. 15 K	W-61 V	WHT/GRN	26	3.	-15V	TB1-5	YEL		22
4. 50 K	W-62 1	WHT/BRN	26	4.					
5. 300 K	W-63 1	WHT/GRY	26	5.					
6. ACI	W-66 1	WHT/VIO	26	6.	Х	W-72	WHT/VI	0	26
7. RF1	W-58 1	WHT/YEL	26	7.	С	W-71	WHT/YE		26
8. RF2	W-60 1	WHT/BLK	26	8.	H(L)	W-70	WHT/BL	К	26
9. LF1	W-57 1	WHT/RED	26	9.	PA(L)	W-69	WHT/RE		26
10. LF2	W-59 1	WHT/BLU	26	10.			·		
11. LED	W-67 1	WHT/ORG	26	11.	CAL	W-55	BLU		22
12.				12.	HI-CAL	W-56	VIO		22
13. Q GND	W-8	BLK	22	13.	GND	REF GND	BLK		22
14. SENS	W-68 1	WHT/GRN	26	14.	F 0	W-81	WHT/BL	К	26
15. ANLG 3+	P1-3 1	WHT/BRN	26	15.	F 1	₩-82	WHT/RE	D	26
16. ANLG 3-	P1-20	WHT/GRY	26	16.	F 2	W-83	WHT/BL	U	26
17. ADDR 0	W-29 1	WHT/VIO	26	17.	F 3	W-84	WHT/OR	G	26
18. ADDR 1	W-30 1	WHT/YEL	26	18.	S 0	₩-87	WHT/GR	N	26
19. ADDR 2	W-31 N	WHT/BLK	26	19.	S 1	W-88	WHT/BR	N	26
20. S	W-80 1	WHT/RED	26	20.	S 2	W-89	WHT/GR	Y	26
21. P	W-79 1	WHT/BLU	26	21.	S 3	W-90	WHT/VI	0	26
22. M(L)	W-78 1	WHT/ORG	26	22.	S 4	W-91	WHT/YE	L	26
23. X MON	W-77 1	WHT/GRN	26	23.	S 5	W-92	WHT/BL	К	26
24. C MON	W-76 1	WHT/BRN	26	24.	MO	W-85	WHT/RE		26
25. H MON(L)	W-75 1	WHT/GRY	26	25.	M 1	W-86	WHT/BL	U	26

Data Sheets - Selected Portions

- 1. TL082 Texas Instruments
- 2. HI506A Harris Semiconductor
- 3. LM393A National Semiconductor
- 4. SN75141N Texas Instruments
- 5. AD584 Analog Devices
- 6. TPQ6502 Sprague



OUTPUT

. ż •

. ø ħ.

DEVICE TYPES, SUFFIX VERSIONS, AND PACKAGES

	TL080	TL081	TL082	TL083	TL084	TL085
TL08_M	JG	FH, FK, JG	FH, FK, JG	FH, FK, J	FH, FK, J, W	•
TL08_1	JG, P	JG, P	JG, P	J, N	J. N	•
TL08_C	JG. P	JG, P	JG, P	J, N	J. N	N
TLO8_AC	JG, P	JG, P	JG, P	J, N	J. N	•
TL08 BC	•	JG, P	JG, P	•	J. N	•

*These combinations are not defined by this data sheet.

TEXAS INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

Copyright S 1983 by Texas Instruments Incorporated

TYPES TLO80 THRU TLO85, TLO80A THRU TLO84A TLO81B, TLO82B, TLO84B JFET INPUT OPERATIONAL AMPLIFIERS

description

1000


またいとう ふういろう まっしょう

.

The TLO8_ JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient. Offset adjustment and external compensation options are available within the TLO8_ family.

Device types with an "M" suffix are characterized for operation over the full military temperature range of -55 °C to 125 °C, those with an "I" suffix are characterized for operation from -25 °C to 85 °C, and those with a "C" suffix are characterized for operation from 0 °C to 70 °C.

schematic (each amplifier)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		TLO8_M	TL08_1	TLO8_C TLO8_AC TLO8_BC	UNIT
Supply voltage, VCC+ (see Note 1)	18	18	18	V	
Supply voltage, VCC- (see Note 1)	<u>,</u>	- 18	- 18	- 18	V
Differential input voltage (see Note 2)		± 30	± 30	± 30	V
Input voltage (see Notes 1 and 3)	± 15	± 15	± 15	V	
Duration of output short circuit (see Note	4)	uniimited	unimited	unlimited	
Continuous total dissipation at (or below)	25°C free-air temperature (see Note 5)	680	680	690	mW
Operating free-air temperature range		- 55 to 125	- 25 to 85	0 to 70	°C
Storage temperature range		-65 to 150	- 65 to 150	- 65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	FH, FK, J, JG, or W package	300	300	300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	N or P package		260	260	°C

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC-.

2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.

4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

 For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in Section 2. In the J and JG packages, TL08_M chips are alloy-mounted; TL08_I, TL08_C, TL08_AC, and TL08_BC chips are glass-mounted.



HI-506A/HI-507A 16 Channel CMOS Analog Multiplexer with Overvoltage Protection

FEATURES	DESCRIPTION
 ANALOG/DIGITAL OVERVOLTAGE PROTECTION FAIL SAFE WITH POWER LOSS (NO LATCHUP) BREAK-BEFORE-MAKE SWITCHING DTL/TTL AND CMOS COMPATIBLE ANALOG SIGNAL RANGE ±15V ACCESS TIME (TYP.) 500ns SUPPLY CURRENT AT 1MHz ADDRESS TOGGLE (TYP.) 4mA STANDBY POWER (TYP.) 7.5mW APPLICATIONS DATA ACQUISITION INDUSTRIAL CONTROLS TELEMETRY 	The HI-506A and HI-507A are dielectrically isolated CMOS analog multiplexers incorporating an important feature; they withstand analog input voltages much greater than the supplies. This is essential in any system where the analog inputs originate outside the equipment. They can withstand a continuous input up to 10 volts greater than either supply, which eliminates the possibility of damage when supplies are off, but input signals are present. Equally important they can withstand brief input transient spikes of several hundred volts; which otherwise would require complex external protection networks. Neces- sarily, ON resistance is somewhat higher than similar unpro- tected devices, but very low leakage currents combine to pro- duce low errors. Application Notes 520 and 521 further explain these features. The HI-506A/507A is offered in both commercial and military grades. For additional Hi-Rel screening including 160 hour burn-in specify the "-8" suffix. For further information see Application Notes 520 and 521.
PINOUT	FUNCTIONAL DIAGRAM
HI-506A TOP VIEW -V SUPPLY 1 NC 2 NC 3 IN 16 4 IN 16 4 IN 15 5 IN 16 4 IN 15 5 IN 16 4 IN 15 5 IN 17 7 IN 15 5 IN 17 7 IN 15 5 IN 17 7 IN 15 5 IN 17 7 IN 18 7 IN 19 7 IN 10 7 IN 1	HI-506A
HI-507A TOP VIEW -V _{SUPPLY} 1	HI-507A

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage Between Pins 1 and 27	44 V	Total Power Dissipation*	1200mW
VREF to Ground V+ to Ground	22 V	Operating Temperature	
VEN, VA, Digital Input Overvoltage:		HI-506A/507A-2	-55°C to +125°C
	+4V	HI~506A/507A-5	0°C to +75°C
VA (^V Supply (+) VSupply (-)	-4V	Storage Temperature	-65°C to +150°C
Analog Overvoltage:			
VSupply (+)	+20V		
Vs VSupply (+) VSupply (-)	-20V	Derate 19.7mW/°C ab	ove T _A = 110ºC.

ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

Supplies = +15V, -15V; V_{REF} (Pin 13) = Open; V_{AH} (Logic Level High) = +4.0V; V_{AL} (Logic Level Low) = +0.8V For Test Conditions, consult Performance Characteristics section.

			-506A/50 5°C to +1			-506A/50 PC to +7		
PARAMETER	TEMP.	MIN.	TYP.	MAX.	MIN,	TYP.	NAX.	UNITS
ANALOG CHANNEL CHARACTERISTICS								
*VS, Analog Signal Range	Full	-15		+15	-15		+15	v
*RON, On Resistance (Nota 1)	+25°C		12	15		1.5	18	KΩ
	Full		15	20		1.8	20	ĸΩ
*IS (OFF), Off Input Leakage Current	+25°C		0 03			0 03		nA
	Full			:50			±50	nA
*10 (OFF). Off Output Laakage Current	+25°C		1.0			10		nA
HI-506A	Full			±300			±300	nA
H1-507A	Full			±200			±200	nA
*10 (OFF) with Input Overvoltage Applied	+25°C		40			40		nA
(Note 2)	Full			20				μA
*IO (ON). On Channel Laskage Current	+25°C		01			0.1		nA
HI-506A	Full			:300			:300	nA
HI-507A	Full			2200			:200	nA
IOIFF, Oifferential Off Output Leakage Current (HI-509 Only)	Full			±50			±50	nA
DIGITAL INPUT CHARACTERISTICS	<u> </u>							
VAL, Input Low Threshold TTL Orive	Full			08			08	v
VAH, Input High Threshold (Note 7)	Full	40			40			v
	+25°C			0.8			08	v
AL MOS Orive (Note 3)	+25°C	6.0			60			v
1A, Input Leakage Currant (High or Low)	Full			10			10	μA
SWITCHING CHARACTERISTICS								
A. Access Time	+25°C		05			05		μs
IOPEN, Break-Belora Maka Dalav	Full	25		1.0	25		1.0	μs
OPEN, oraak-balora maka Ualay	+25°C	~	80		25	80		- 11
ON (EN). Enable Delay (ON)	+25°C		300	500		300		M1
OFF (EN). Enable Oalay (OFF)	Full +25°C		300	1000 500		300	1000	01 81
	Full			1000			1000	M
Sattling Time (0.1%)	+25°C		13			13		μı
(0.025%)	+25°C		44			44		μı
'Oll Isolation''' (Nota 4)	+25°C	50	68		50	ធ		48
CS (OFF), Channel Input Capacitanca	+25°C		5			5		pf
CO (OFF), Channel Output Capacitanca HI-506A	+25°C		50			50		ي آو
HI-507A	+25°C		25			25		j.F
C _A , Digital Input Capacitanca	+25°C		5			5		9 F
CDS (OFF). Input to Output Capacitance	+25°C		0.1			01		9 F
OWER REQUIREMENTS								
O. Power Dissipation	Fuil		7.5			75		~#
1+, Current Pin 1 (Note 51	Full		05	20		05	20	mA
1-, Current Pin 27 (Note 5)	Full		0 02	10		0 02	10	mA.
I+, Standby (Nota 61	Full		05	20		as	20	mA
I-, Standby (Nota 6)	Full		0 02	10		0 02	10	mA
				-				_

Analog Overvoltage + ± 33V.
 VREF = +10V.
 VEN = 0 8V, RL = 1K, CL =15pF, VS = 7VRMS, 1 = 500KHz.

6. VEN = 0.8V. 7. To drive from DTL/TTL circuits, 1KΩpullup resistors to +5 OV supply are recom-manded.

TRUTH TABLES

	HI-506A							
	A,	A7	A1	A0	EN	ON"		
	x	x	X	X	ι	NONE		
	ĩ	ĩ	ĩ		H			
	li.	l i	i	H	M	2		
		i.	H	L H L H	M	1		
	i.	i	н	H	н	•		
	ι	н	L.	ι.]	м	5		
	ι	н	L L	L	н	6		
	ι	н	н	ι	N H	,		
	ι	н	н	м	н			
		11	L L	ι	н	,		
	н				н	10		
	н	ι	н	ι	н	- 11		
	н	ι	н	н	н	12		
3	H	н	L L	L H	H	13		
		н			н	14		
1	м	н	н	ι	н	15		
	м	н	н	м	H	16		

HI-507A

A.2	A1	A0	EN	ON SWITCH PAIR
X	X	X	L.	NONE
ι	ι	ι	н	1
ι	ι	н	н	2
ι	н	ι	н	3
ι	н	н	н	4
н	ι	ι	N	5
н	ι.	н	н	6
н	н	L	н	1
N	н	м	н	

HI-506A/507A

4 MULTIPLEXERS

4-11

Voltage Comparators

National Semiconductor

LM193/LM293/LM393, LM193A/LM293A/LM393A, LM2903 Low Power Low Offset Voltage Dual Comparators **General Description**

The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0 mV max for two comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input commonmode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM193 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM193 series will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.

Advantages

ないまたのあきとうべき

1.2.2.

ŝ

4.4

AGE (V)

nbient

ten rai

UT - 1

35 105 125

- High precision comparators
- Reduced Vos drift over temperature


- Eliminates need for dual supplies
- Allows sensing near ground
- Compatible with all forms of logic
- Power drain suitable for battery operation

Features

Wide single supply	
Voltage range	2.0 V _{DC} to 36 V _{DC}
or dual supplies	±1.0 V _{DC} to ±18 V _{DC}
	desig (0.8 mA) lindenen.

- Very low supply current drain (0.8 mA)-independent of supply voltage (1.0 mW/comparator at 5.0 V_{DC})
- 25 nA Low input biasing current
- ±5 nA Low input offset current ±3 mV and maximum offset voltage
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power
- supply voltage 250 mV at 4 mA Low output saturation voltage
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

Schematic and Connection Diagrams



5.41

INTERFACE CIRCUITS

TYPES SN55140, SN55141, SN55142, SN55143, SN75140, SN75141, SN75142, SN75143 DUAL LINE RECEIVERS BULLETIN NO. DL & 7712456, JANUARY 1977

features common to all eight types

- Single 5-V Supply
- ± 100 mV Sensitivity
- For Applications As: Single-Ended Line Receiver Gated Oscillator Level Comparator


features of '140 and '141


- Common Reference Pin
- Common Strobe
- '141 Has Diode-Protected Input Stage for Power-Off Condition

- Adjustable Reference Voltage
- TTL Outputs
- TTL-Compatible Strobe
- Designed for Party-Line (Data-Bus) Applications

features of '142 and '143

- Individual Reference Pins
- Common and Individual Strobes
- Internal 2.5-Volt Reference
 Available
- '143 Has Diode-Protected Input Stage for Power-Off Condition





description

SN55142, SN55143...J DUAL-IN-LINE PACKAGE SN75142, SN75143...J OR N DUAL-IN-LINE PACKAGE


Each of these devices consists of a dual single-ended line receiver with TTL-compatible strobes and outputs. The reference voltage (switching threshold) is applied externally and can be adjusted from 1.5 volts to 3.5 volts, making it possible to optimize noise immunity for a given system design. A 2.5-volt internal reference is available for use on the '142 and '143. Due to its low input current (less than 100 microamperes), it is ideally suited for party-line (bus-organized) systems.

The '140 has a common reference voltage pin and a common strobe. The '141 is the same as the '140 except that the input stage is diode protected. Each receiver of the '142 has an individual reference voltage pin and an individual strobe, and the dual receiver has a common strobe as well. The '143 is the same as the '142 except that the input stage is diode protected. The internal reference voltage of the '142 and '143 can be externally adjusted with a single resistor from 1.5 volts to 3.5 volts.

'140, '141 FUNCTION TABLE (EACH RECEIVER)

		• • •
LINE INPUT	STROBE	OUTPUT
≤ V _{ref} - 100 mV	L	н
> V _{ref} + 100 mV	x	L
x	н	L

H = high level, L = low level, X = irrelevant



NC-No internal connection


142, 143 FUNCTION TABLE (EACH RECEIVER)

LINE INPUT	INDIVIDUAL STROBE	COMMON STROBE	Ουτρυτ
$\leq V_{ref} - 100 \text{ mV}$	L	L	н
$> V_{ref} + 100 \text{ mV}$	×	×	L
x	н	×	L
×	x	н	L

H = high level, L = low level, X = irrelevant

TYPES SN55140, SN55141, SN55142, SN55143, SN75140, SN75141, SN75142, SN75143 DUAL LINE RECEIVERS

schematic (each receiver)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				 	 7 V
Reference input voltage, Vref					
Line input voltage with respect to ground .					
Line input voltage with respect to Vref					
Strobe input voltage				 	 5.5 V
Continuous total dissipation at (or below) 25°					
Operating free-air temperature range: SN55' (Circuits			 	 55°C to 125°C
SN75' (Circuits			 	 0°C to 70°C
Storage temperature range				 	 65°C to 150°C
Lead temperature 1/16 inch from case for 60 s	seconds:	Jor	JG package	 	 300°C
Lead temperature 1/16 inch from case for 10					

NOTES: 1. Unless otherwise specified, voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 18. In the J and JG packages, these chips are glass-mounted.

recommended operating conditions

	SNS	SN7					
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.5	5	5.5	V
Reference input voltage, Vref	1.5		3.5	1.5		3.5	V
Input voltage, line or strobe, VI	0		5.5	0		5.5	V
Operating free-air temperature, TA	55		125	0		70	.с




Pin Programmable Precision Voltage Reference

AD584*

FEATURES

Four Programmable Output Voltages: 10.000V, 7.500V, 5.000V, 2.500V Laser-Trimmed to High Accuracies No External Components Required Trimmed Temperature Coefficient: 5ppm/°C max, 0 to +70°C (AD584L) 15ppm/°C max, -55°C to +125°C (AD584T) Zero Output Strobe Terminal Provided Two Terminal Negative Reference Capability (5V & Above) Output Sources or Sinks Current Low Quiescent Current: 1.0mA max 10mA Current Output Capability



PRODUCT DESCRIPTION

The AD584 is an eight-terminal precision voltage reference offering pin-programmable selection of four popular output voltages: 10.000V, 7.500V, 5.000V and 2.500V. Other output voltages, above, below or between the four standard outputs, are available by the addition of external resistors. Input voltage may vary between 4.5 and 30 volts.

Laser Wafer Trimming (LWT) is used to adjust the pin-programmable output levels and temperature coefficients, resulting in the most flexible high precision voltage reference available in monolithic form.

In addition to the programmable output voltages, the AD584 offers a unique strobe terminal which permits the device to be turned on or off. When the AD584 is used as a power supply reference, the supply can be switched off with a single, low-power signal. In the "off" state the current drain by the AD584 is reduced to about 100μ A. In the "on" state the total supply current is typically 750μ A including the output buffer amplifier.

The AD584 is recommended for use as a reference for 8-, 10or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters of up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD584J, K, and L are specified for operation from 0 to +70°C; the AD584S and T are specified for the -55°C to +125°C range. All grades are packaged in a hermeticallysealed eight-terminal TO-99 metal can.

*Covered by U.S. Patent No. 3,887,863; RE 30,586

PRODUCT HIGHLIGHTS

- 1. The flexibility of the AD584 eliminates the need to designin and inventory several different voltage references. Furthermore one AD584 can serve as several references simultaneously when buffered properly.
- Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The AD584LH has a maximum deviation from 10.000 volts of ±7.25mV from 0 to +70°C.
- 3. The AD584 can be operated in a two-terminal "Zener" mode at 5 volts output and above. By connecting the input and the output, the AD584 can be used in this "Zener" configuration as a negative reference.
- 4. The output of the AD584 is configured to sink or source currents. This means that small reverse currents can be tolerated in circuits using the AD584 without damage to the reference and without disturbing the output voltage (10V, 7.5V and 5V outputs).

VOLTAGE REFERENCES 8-15

Applying the AD584

APPLYING THE AD584

With power applied to pins 8 and 4 and all other pins open the AD584 will produce a buffered nominal 10.0V output between pins 1 and 4 (see Figure 1). The stabilized output voltage may be reduced to 7.5V, 5.0V or 2.5V by connecting the programming pins as follows:

OUTPUT VOLTAGE	PIN PROGRAMMING
7.5V	Join the 2.5V and 5.0V pins (2) and (3).
5.0V	Connect the 5.0V pin (2) to the output pin (1).
2.5V	Connect the 2.5 V pin (3) to the output pin (1).

The options shown above are available without the use of any additional components. Multiple outputs using only one AD584, are also possible by simply buffering each voltage programming pin with a unity-gain noninverting op amp.




Figure 1. Variable Output Options

The AD584 can also be programmed over a wide range of output voltages, including voltages greater than 10V, by the addition of one or more external resistors. Figure 1 illustrates the general adjustment procedure, with approximate values given for the internal resistors of the AD584. The AD584 may be modeled as an op amp with a noninverting feedback connection, driven by a high stability 1.215 volt bandgap reference (see Figure 3 for schematic).

When the feedback ratio is adjusted with external resistors, the output amplifier can be made to multiply the reference voltage by almost any convenient amount, making popular outputs of 10.24V, 5.12V, 2.56V or 6.3V easy to obtain. The most general adjustment (which gives the greatest range and poorest resolution) uses R1 and R2 alone (see Figure 1). As R1 is adjusted to its upper limit the 2.5V pin 3 will be connected to the output, which will reduce to 2.5V. As R1 is adjusted to its lower limit, the output voltage will rise to a value limited by R2. For example, if R2 is about $6k\Omega$, the upper limit of the output range will be about 20V even for large values of R1. R2 should not be omitted; its value should be chosen to limit the output to a value which can be tolerated by the load circuits. If R2 is zero, adjusting R1 to its lower limit will result in a loss of control over the output voltage. If precision voltages are required to be set at levels other than the standard outputs, the 20% absolute tolerance in the internal resistor ladder must be accounted for.

Alternatively, the output voltage can be raised by loading the 2.5V tap with R3 alone. The output voltage can be lowered by connecting R4 alone. Either of these resistors can be a fixed resistor selected by test or an adjustable resistor. In all cases the resistors should have a low temperature coefficient to match the AD584 internal resistors, which have a negative T.C. less than 60ppm/°C. If both R3 and R4 are used, these resistors should have matched temperature coefficients.

When only small adjustments or trims are required, the circuit of Figure 2 offers better resolution over a limited trim range. The circuit can be programmed to 5.0V, 7.5V or 10V and adjusted by means of R1 over a range of about ± 200 mV. To trim the 2.5V output option, R2 (Figure 2) can be reconnected to the bandgap reference (pin 6). In this configuration, the adjustment should be limited to ± 100 mV in order to avoid affecting the performance of the AD584.




Figure 2. Output Trimming





Figure 3. Schematic Diagram

SERIES TPQ QUAD TRANSISTOR ARRAYS

S PRAGUE SERIES TPQ quad transistor arrays are general-purpose silicon transistor arrays consisting of four independent devices. Shown are 12 NPN types, 12 PNP types, and nine NPN/PNP complementary pairs.

All of these devices are furnished in a 14-pin dual in-line plastic package. The molded package is identical to that used in most consumer integrated circuits and offers superior mechanical protection during insertion into printed wiring boards.



TPQ2221

TPQ2222

TPQ2483

TPQ2484


TPQ3724 TPQ3725 TPQ3725A


TPQ3904 TPQ5550

TPQ5551


TPQA05

TPQA06





TPQ6001 TPQ6002 TPQ6100 TPQ6100A



TPQ6501 TPQ6502 TPQ6600 TPQ6600A TPQ6700

ABSOLUTE MAXIUMUM RATINGS

Power Dissipation, Pp (Each Transistor)	500 mW
(Total Package)	2.0 W*
Operating Temperature Range, T.	
Storage Temperature Range, Ts	

*Derate at the rate of 16 mW/°C above $T_A = +25^{\circ}C$

Additional information on TPP and TPQ Transistor arrays is available from:

> Sprague Electric Company Discrete Semiconductor Operation 70 Pembroke Road Concord, New Hampshire 03301 (603) 224-1961



SERIES TPQ QUAD TRANSISTOR ARRAYS

	r	_
I _c A)	Max. C _e (pF)	Similar Discrete Devices
<u> </u>	8.0	2N2906
0	8.0	2N2907 -
0	8 .0	2N2907A
0	4.0	2N3798
0	4.0	2N3799
3	4.5	2N3906
0	3.0	2N4258
0 0	30 (Note 1)	2N4354
0	6.0	2N5400
0	6.0	2N5401
-	15	MPSA55
-	15	MPSA56
		<u>ل</u> ــــــــــــــــــــــــــــــــــــ

ELECTRICAL	CHARACTERISTICS	at $T_A = +25^{\circ}C$

						D-C	Current	Gain	Saturation Voltage		ige				
Part	Min.	Min.	Min.	l,	:90		Condi	tions	Max.	Max.		f	r	Max.	Similar
Number	BV _{ceo}	BV_{CEO}	BV _{EBO}	Max.	@ V _{cs}	Min.	I _C	Vcr	Vat	VBE	@ Ic	Min.	@ _c	Coo	Discrete
(See Note)	(V)	(%)	(Y)	(nA)	(V)	h _{re}	(mA)	(V)	(V)	(V)	(mA)	(MHz)	(mA)	(pF)	Devices
						r	wo NPN/T							·	
TPQ6001	60	30	5.0	30	50	25 35	1.0 10	10 10	0.40 1.40	1.30 2.00	150 300	200	50	8.0	2N2221 and
						40	150	10	1.40	2.00	300				2N2906
						20	300	10							
TPQ6002	60	30	5.0	30	50	50	1.0	10	0.40	1.30	150	200	50	8 .0	2N2222
(Note 1)						75	10	10	1.40	2.00	300				and
						100 30	150 300	10 10							2N2907
TPQ6100	60	40	5.0	10	50	50	0.1	5.0	0.25	0.80	1.0	100	0.5	4.0	2N2483
						75	0.5	5.0							and
						75	1.0	5.0							2N379 8
						60	10	5.0							
TPQ6100A	60	45	5.0	10	50	100	0.1	5.0	0.25	0.80	1.0	100	0.5	4.0	2N2484
						150	0.5	5.0							bns and
						150 60	1.0 10	5.0 5.0							2N3799
TPQ6501	60	30	5.0	30	50	25	1.0	10	0.40	1.30	150	200	50	8.0	2N2221
						35	10	10	1.40	2.00	300				and
						40	150	10							2N2906
						20	300	10							
TPQ6502	60	30	5.0	30	50	50 75	1.0 10	10 10	0.40 1.40	1.30 2.00	150 300	200	50	8.0	2N2222 and
						100	150	10	1.40	2.00	300				2N2907
						30	300	10							2.12.507
TPQ6600	60	40	5.0	10	50	50	0.1	5.0	0.25	0.80	1.0	100	0.5	4.0	2N2483
						75	0.5	5.0							and
						75 60	1.0 10	5.0 5.0							2N3798
TROSCOOM	60	45	5.0	10	50	100			0.25	0.80	1.0	100	0.5	4.0	21/2494
TPQ6600A	60	45	5.0	1 10	20	150	0.1 0.5	5.0 5.0	0.25	0.00	1.0	100	U.3	4.0	2N2484 and
						150	1.0	5.0							2N3799
						60	10	5.0							
TPQ6700	40	40	5.0	50	30	30	0.1	1.0	0.25	0.90	10	200	10	4.5	2N3904
						50	1.0	1.0							and
OTE:			I			70	10	1.0							2N3906

NPN PNP complementary pairs. Polarity shown is for NPN devices.

10-55



