

NATIONAL RADIO ASTRONOMY OBSERVATORY  
Socorro, New Mexico

VLBA TECHNICAL REPORT NO. 31

FRONT-END F106 (8.4 GHz) CARD CAGE CIRCUITRY

Gerry Petencin and David Weber  
January 15, 1995



## Table of Contents

1.0	INTRODUCTION .....	1
2.0	THEORY OF OPERATION .....	1
2.1	Front-End Block Diagram .....	1
2.2	Front-End Interface Signals and Characteristics .....	3
2.3	Front-End Modes and Cryogenics Control States .....	4
2.4	Cryogenic Control Equations .....	4
2.5	Control Card Description .....	5
2.6	Monitor Card Description .....	9
2.7	Sensor Card Description .....	11
2.8	FET Bias Card Description .....	19
2.9	RF Card Description .....	23
2.10	Dewar DC Interface Description .....	25
2.11	AC Circuitry Description .....	26
2.12	DVM Readout Values and Tolerances .....	28
2.13	Monitor and Control System Readout Values .....	29
2.14	Band, Serial Number, and Modification Level Encoding .....	30
2.15	Front-End DC Power and Quality Ground .....	30
2.16	Card Cage Wire List .....	30
3.0	LIST OF RELEVANT NRAO DRAWINGS .....	31
4.0	COMPONENT DATA SHEETS .....	33
5.0	APPENDIX .....	35
5.1	List of Relevant NRAO Technical Reports and Technical Memoranda .....	35
5.2	Vacuum Sensor Field Calibration Procedure .....	35





## List of Illustrations

Figure 1 Monitor Panel . . . . .	9
Figure 2 DV-6R Vacuum Sensor Connections . . . . .	11
Figure 3 Vacuum Monitor Output vs. Vacuum . . . . .	12
Figure 4 DT-500 Cryogenic Sensor Response Curve . . . . .	17
Figure 5 Dewar Feedthrough Label . . . . .	25
Figure 6 AC Wiring Schematic . . . . .	27
Figure 7 VLBA F106 Electronics Screen . . . . .	29
Figure 8 VLBA F106 Cryogenics Screen . . . . .	29



## **1.0 INTRODUCTION**

F106 was the first NRAO "VLBA-style" Front-End. VLBA TECHNICAL REPORT NO. 1, LOW NOISE, 8.4 GHz, CRYOGENIC GASFET FRONT-END described the RF, thermal, physical, and electrical features of this design. It also included brief descriptions of the Sensor, Control, FET Bias and RF Card's circuitry. Subsequent to the issuance of this report, the Monitor Card was added and the vacuum interface circuitry on the Sensor Card was redesigned. All production F106s have included these design features.

This report is a description of the final F106 card cage circuitry and its interfaces with the dewar RF amplifiers, vacuum and temperature sensors, vacuum valve, refrigerator, heater, calibration circuitry, and the Monitor and Control system. Temperature and pressure transducer characteristics are also described.

At the time that Technical Report No. 1 was written, some of the card cage circuitry drawings had not been completed. Other drawings in the report did not reflect the final design configuration. This report includes the final F106 drawings; these include the System Block Diagram, the card cage assembly drawing and wire list, and the schematic, assembly and BOM drawings for the Monitor, Sensor, Control, and FET Bias card. The RF card assembly drawing is also included in this report.

An important graphic feature of the Theory of Operation (Section 2.0) is the detailed 8.4 GHz Front-End Block Diagram that shows all Front-End interconnect and interface circuitry.

Section 2 is the Theory of Operation. Its descriptions include card alignment procedures.

Section 3 contains a list of relevant NRAO Technical Reports and memoranda.

Section 4 contains data sheets for special-purpose components used in the card cage circuitry.

## **2.0 THEORY OF OPERATION**

### **2.1 Front-End Block Diagrams and Related Drawings**

Drawing CC53206K001 is the System Block Diagram; a reduced-scale copy of this drawing is included with the drawings following this section's text.


Drawing C53206K002, following the System Block Diagram, is the 8.4 GHz Front-End Block Diagram. It provides a functional overview of the F106 circuitry and shows the interconnections between the card cage, dewar, pressure and temperature transducers, vacuum valve, refrigerator control, calibration, and Monitor and Control interface circuitry. The five card types are shown in block form.

A reduced-scale copy of the final card cage assembly drawing D53206A005 follows the two block diagram drawings cited above. Drawing A53206W001, the card cage wire list, is included in Section 2.16.


I/O connector pins and signals are tabulated in section 2.3.




REV	DATE	BY	DESCRIPTION	CHANGE ORDER
A	3-8-91	DGS	GENERAL REVISION - SEE CO	910308-1
B	3-26-91	DGS	POST AMP ATTENUATORS ADDED	910326-4



NOTE: HI CAL CIRCUIT NOT INSTALLED ON ALL VLBA RECEIVERS. WHEN NOT INSTALLED, IT IS REPLACED WITH A 50 OHM TERMINATION.



RF CARD TEMP SENSOR & POWER INPUT SCHEMATIC



NATIONAL RADIO ASTRONOMY OBSERVATORY			
CHARLOTTESVILLE, VA. 22903			
TITLE			
SYSTEM BLOCK DIAGRAM			
PROJECT			
8.4 GHz FRONT END			
DESIGN		COMPUTER DRAWING	VLBA\53206\K001
DRAWN	GM	2-87	MATERIAL
SHEET	1 OF 1	FINISH	
SCALE	NONE	DWG. NO.	C53206K001
		REVISION	B



4

3


2

1

## QUALITY GROUND STRING

REV.	DATE	DRAWN BY	APPROV'D BY	DESCRIPTION

- NOTES:
- FOR GROUND LUG LOCATIONS SEE 8.4 GHZ FRONT END CARD CAGE ASSEMBLY (NRAD DVG. #D53206A005)
  - DEWAR GROUND IS THROUGH METAL STRUCTURES. DEWAR GROUND WIRE, J2-13 IS STUBBED OFF AT DC FEEDTHRU
  - HI CAL CIRCUIT IS OPTIONAL. A FEW VLBA F106'S HAVE HI CAL CIRCUITS



DEWAR

CARD CAGE

DC FEEDTHRU PANEL

RF1/RF2  
SHEET 2

LP1/LP2  
SHEET 2

300K  
SHEET 2

P3 J3

RCPD4

RCPD3

RCPD2

RCPD1

RCPG4

RCPG3

RCPG2

RCPG1

LCPD4

LCPD3

LCPD2

LCPD1

LCPG4

LCPG3

LCPG2

LCPG1

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12

10

8

6

11

9

7

5

12


10

8


6












- NOTES:
- 1 MOUNT JACK SCREWS OUTSIDE
  - 2 CONNECTOR MOUNTED FROM INSIDE.
  - 3 (b-b) DESIGNATES LOCATION OF POLARIZING ELEMENT.

NOTE	ITEMS	CABLE	CABLE LENGTH	ACCESS HOLE	DETAIL	CONN = (REF)
4	46 37	REF. CABLE	20-1/4 ± 1	LOWER	—	P12
5	SEE DETAIL	SOL CABLE	7-3/4 ± 1/2	MIDDLE	C	P14
6	SEE DETAIL	ELASPED TIME INDICATOR	20 ± 1	LOWER	B	P13
7	SEE DETAIL	VAC (PUMP)	18-1/4 ± 3/4	UPPER	A	P15
8	SEE DETAIL	VAC (DEWAR)	11-1/4 ± 3/4	UPPER	A	P16

9 LENGTH OF CABLE IS FROM SURFACE -A- TO CONNECTION PLANE OF PLUG.



- 10 SEE WIRING LIST FOR DETAILS
- 11 CONNECTIONS TO BE COVERED WITH HEAT SREINK TUBING.
- 12 GL1 & GL6 WILL REQUIRE TRIMMING WITH CUTTERS TO FIT PROPERLY.

31 WIRE LIST A53206W001  
 1 BOM A53206B005

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES: ANGLES ± 3 PLACE DECIMALS (.XXX) ± 2 PLACE DECIMALS (.XX) ± 1 PLACE DECIMALS (.X) ±		8.4 GHZ FRONT END		NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTESVILLE, VA. 22901	
MATERIAL:		ASSY CARD CAGE		DRAWN BY: H. DILL DESIGNED BY: APPROVED BY: DATE: 5-15-64	
FINISH:		SHEET NUMBER 1:1 DRAWING NUMBER D53206A005		REV. A SCALE 1:1	

D53206A001	NEXT ASSY	USED ON
------------	-----------	---------



## 2.2 Front-End Interface Signals and Characteristics

### Card Cage Panel Connectors

J2-Monitor			J5-PWR, Control & ID			J3-Dewar Bias, LED & Temp		
Pin	Name	Function/Type	Pin	Name	Function/Type	Pin	Name	Function/Type
1	VP	PUMP VAC Mon/analog	1	GND	POWER GROUND	1	TSA Ret (15K)	Ret/analog
2	VD	DEWAR VAC Mon/analog	2	+15	+15V/FE Power	2	TSA Sig (15K)	Sig/analog
3	15K	15K TEMP Mon/analog	3	-15	-15V/FE Power	3	TSB Ret (50K)	Ret/analog
4	50K	50K TEMP Mon/analog	4	Not Used		4	TSB Sig (50K)	Sig/analog
5	300K	300K TEMP Mon/analog	5	Not Used		5	LCP GATE 1 BIAS	/analog
6	ACI	AC CURRENT Mon/analog	6	X	CONTROL BIT/TTL	6	LCP DRAIN 1 BIAS	/analog
7	RF1	RCP STAGE 1 Mon/analog	7	C	CONTROL BIT/TTL	7	LCP GATE 2 BIAS	/analog
8	RF2	OTHER STAGES Mon/analog	8	H	CONTROL BIT/TTL	8	LCP DRAIN 2 BIAS	/analog
9	LF1	LCP STAGE 1 Mon/analog	9	PA	FE PARITY/TTL	9	LCP GATE 4 BIAS	/analog
10	LF2	OTHER STAGES Mon/analog	10	Not Used		10	LCP DRAIN 3 BIAS	/analog
11	LED	LED VOLTAGE Mon/analog	11	CAL	+28V DRIVE/CMD	11	LCP GATE 4 BIAS	/analog
12	Not Used		12	HI CAL	+28V DRIVE/CMD	12	LCP DRAIN 4 BIAS	/analog
13	QGND	QUALITY GND/analog	13	GND	Not Used*	13	RCP GATE 1 BIAS	/analog
14	SENS	TEMP SENSE A Mon/analog	14	F0	LSB /TTL	14	RCP DRAIN 1 BIAS	/analog
15	Not Used		15	F1	FREQUENCY /TTL	15	RCP GATE 2 BIAS	/analog
16	Not Used		16	F2	ID /TTL	16	RCP DRAIN 2 BIAS	/analog
17	Not Used		17	F3	MSB /TTL	17	RCP GATE 3 BIAS	/analog
18	Not Used		18	S0	LSB /TTL	18	RCP DRAIN 3 BIAS	/analog
19	Not Used		19	S1	LSB /TTL	19	RCP GATE 4 BIAS	/analog
20	S	SOLENOID MON/TTL	20	S2	SERIAL /TTL	20	RCP DRAIN 4 BIAS	/analog
21	P	PUMP REQUEST MON/TTL	21	S3	NUMBER /TTL	21	DEWAR GND	Not Used*
22	M	MANUAL MON/TTL	22	S4	ID /TTL	22	LED	LED DRIVE/analog
23	X	CONTROL MON/TTL	23	S5	MSB /TTL	23	Not Used	
24	C	MODE MON/TTL	24	M0	MODIFICATION/TTL	24	DEWAR HEATER/150 VAC	
25	H	MONITOR MON/TTL	25	M1	MSB /TTL	25	DEWAR HEATER RET/AC	
J4-Auxiliary			J1-AC Power Interface			J6 RCP OUTPUT		
Pin	Name	Function/Type	Pin	Name	Function/Type	J7	LCP OUTPUT	
1	AC+	CURRENT MON/analog	1	φ1	SHIFTED PHASE/150 VAC	J8	PHASE CAL INPUT	
2	AC-	CURRENT MON/analog	2	φ2	LINE PHASE/150 VAC			
3	P	PUMP REQUEST CMD/TTL	3	R	RETURN			
4	GND	GROUND PUMP REQ RET/GND						
5 through 9		Not Used						

Dewar DC Feedthrough - See Figure 5 in Section 2.10.

#### AC Power Cables

See Figure 7, Section 2.11, Wire List A53206W001, Sheet 8 and 8.4 GHz FE Block Diagram C53206K002 for connections.

P12 Refrigerator AC Power J12

P13 AC power to Elapsed Time Indicator J13

P14 AC drive to Solenoid J14

#### Vacuum Sensor Cables

See Wire List A53206W001, Sheet 7 and 8.4 GHz FE Block Diagram C53206K002 for connections.

P15 Pump Vacuum Sense to Pump DV-R6 J15

P16 Dewar Vacuum Sense to Dewar DV-R6 J16

\* Although VLBA Front-end manuals typically designate this pin as Ground, it is not wired; see Wire List Sheet 12.

## 2.3 Front-End Modes and Cryogenics Control States

The F106 Front-End operates in two **Modes**: **Local** (manual) and **CPU** (remote). The mode is manually selected by S1, the Heat, Pump, Off, Load, Cool, CPU manual selector switch on the card cage Control-Monitor panel. When the switch pointer is in the CPU position, the mode is computer-remote; if the pointer is in any other position, the mode is Local-manual. When the switch is in the Local mode, the control computer cannot override the mode switch setting.

In both modes, there are five Cryogenic **States** selected by either the manual selector switch in the Local mode or by the control computer in the CPU mode. These five states are: Heat, Pump, Off, Load, and Cool. The table below briefly describes the operations performed by the cryogenic components as a function of the Cryogenic State. The three control discretes X, C, and  $\bar{H}$  (described in the Monitor Card description) determine the operation of the refrigerator, vacuum valve and pump request drive circuitry in the Control Card (described below).

State	X	C	$\bar{H}$	Cryogenic Functions
OFF	1	0	1	No refrigerator power, heater power or vacuum pumping.
COOL	1	1	1	Normal cooled operation.
STRESS	1	0	0	COOL with a small added heat load to stress-test the cryogenic system.
HEAT	1	1	0	Fast warm-up of the dewar with 35 watts of heat added. PUMP REQ goes high when dewar vacuum is greater than 10 microns.
PUMP	0	1	0	No refrigerator or heater power. PUMP REQ is high. The vacuum solenoid is open when the manifold pressure is less than the dewar pressure.

In the CPU mode, three computer-commanded X, C, and  $\bar{H}$  control discretes from the F117 (VLBA) or the F14 (VLA) control the cryogenic state.  $\bar{H}$  is the standard terminology for this term and the bar on top does not imply logic negation. The \* suffix denotes a logic negation; thus  $\bar{H}$  is true and  $\bar{H}^*$  is false.

## 2.4 Cryogenic Control Equations

From the table above, it would appear that when the X, C and  $\bar{H}$  control bits are set to the state appropriate for a desired cryogenic state, the cryogenic functions are automatically activated. This implied automatic activation is not the case; the commanded action will happen only if TA (15 °K stage temperature), VD (dewar vacuum), and VP (pump vacuum) parameters are in ranges appropriate for these actions and the relationship between VD and VP is correct. Control logic equations for these cryogenic functions contain discrete terms which are a function of the parameter level and an associated threshold value. If the parameter is within the specified range, the term is true and is an enabling factor in the activation of the function. If a parameter is outside the specified range, it is false and the term inhibits

the activation of the function. With the exception of the OFF state, which is unconditional, all equation terms must be true to activate the selected action. The + symbol denotes an OR function and the • symbol denotes an AND function. Parenthesis brackets delimit an AND term and a \* suffix denotes a logic negation.

When the logic equations are true, they activate the following:

- L — activates a 1/2 W dewar power load to stress-test the refrigerator.
- P — the Pump Request activates the vacuum pump.
- Q — activates a 30 W power load to heat the dewar.
- R — activates refrigerator AC power.
- S — activates the solenoid valve to enable the vacuum pump to reduce dewar pressure.

The equations are:

$$\begin{aligned}
 L &= C \bullet \bar{H} \bullet (TA < 360 \text{ } ^\circ\text{K}) \\
 P &= (C + C \bullet \bar{H}) \bullet (VD > 3 \mu\text{m}) \\
 Q &= (X \bullet C) \bullet \bar{H} \bullet (TA < 360 \text{ } ^\circ\text{K}) \\
 R &= (C \bullet \bar{H} + C \bullet \bar{H}) \bullet (VD < 50 \mu\text{m}) \\
 S &= (C + C \bullet \bar{H}) \bullet \{ (VD > 5 \mu\text{m}) \bullet (VP < VD) \bullet (TA > 30 \text{ } ^\circ\text{K}) + (VD > 50 \mu\text{m}) \bullet (TA > 280 \text{ } ^\circ\text{K}) \}
 \end{aligned}$$

These equations are implemented on the Control Card, schematic D53200S003, described below. The X, C and  $\bar{H}$  control discretes come from the Monitor Card, schematic D53200S005, described below. The TA, VD and VP analog signals come from the Sensor Card, schematic DD53200S002, described below.

## 2.5 Control Card Description

The Control Card (schematic D53200S003) is installed in slot 7 and implements the cryogenic control logic equations described above. During the following discussion, refer to the reduced copy of this drawing following this text. A description of the implementation of these control equations follows a description of the card inputs and outputs.

The card inputs are the TTL level X, C and  $\bar{H}$  control terms from the Monitor Card and the TA, VD and VP analog signals from the Sensor Card. TA is the 15 °K stage dewar temperature, VD is dewar vacuum and VP is the pump vacuum.

The card outputs are P, the pump request discrete, and 150 VAC power to the refrigerator, vacuum solenoid, 760  $\Omega$  dewar heater resistor and the 5 k $\Omega$  dewar heater limiting resistor. The AC power outputs are switched by relays K1 through K5. During the following discussion refer to Figure 6, Section 2.11 which shows the Front-End AC wiring. Note that a PCB track connects the 150 VAC unshifted phase input on pin X (designated 150V A on the schematic) to pins Y, W and S. Also note that a PCB track connects the 150 VAC shifted phase input on pin U (designated 150V C on the schematic) to pin V. The AC circuitry is described in Section 2.11.

See Block Diagram C53206K002 for the Control Card connections. Wire list A53208W001, Sheet 8, also describes the wiring connections.

The control equations are implemented in LS-TTL digital logic. The analog signals are threshold-compared and the comparator outputs are compatible with TTL logic. The comparator threshold levels are described below.

Three LM339N analog comparator outputs change state at three preset levels of  $T_A$ . The U1-1, U1-2 and U1-14 outputs switch states when  $T_A > 30\text{ K}$ ,  $T_A > 280\text{ K}$  and  $T_A < 360\text{ K}$ , respectively.

Three LM339N analog comparator outputs change state at three preset levels of  $V_D$ . The U2-1, U2-2 and U2-14 outputs switch states when  $V_D > 3\mu\text{m}$ ,  $V_D > 5\mu\text{m}$  and  $V_D < 50\mu\text{m}$ , respectively. One LM339N comparator, U2-13, compares  $V_D$  with  $V_P$  and switches high when  $V_P < V_D$ .

An analog comparator is a form of operational amplifier whose output makes large level changes for small differences in the two input terminals. Typically, one of the inputs, either the + or - input, is connected to a preset reference level. When the other input slightly exceeds or is slightly less than the reference input, the output makes a large change.

The LM339N comparator output is high when the voltage on the negative (-) input is more negative than the voltage on the positive (+) input. Comparators can be either inverting or non-inverting depending upon the choice of inputs for reference level and input signal. U1-14 is an inverting comparator because the + input is connected to a reference voltage and the negative (-) input is connected to the variable signal. The output swings low if the variable signal is more positive than the reference level. The operation is analogous to an inverting operational amplifier. The non-inverting comparator has the - input connected to the reference level and the variable signal is connected to the + input. The output swings high (positive) when the variable signal is more positive than the reference level. The operation is analogous to a non-inverting operational amplifier. U1-1, U1-2, U2-1, U2-2 and U2-14 are non-inverting comparators. U2-13 is a basic comparator because both inputs are variable levels. An LM339 data sheet is included in Section 4.

The comparator outputs have positive feedbacks so that the comparator's switching thresholds exhibit hysteresis. The hysteresis effect (or signal overdrive requirement) requires that the variable analog signal swing past the level that would cause the output to switch if hysteresis were not a factor. The hysteresis property applies to both positive-going and negative-going levels of the variable signal. Hysteresis is often used in analog comparator circuits to eliminate noise-induced switching when the variable level is near the reference level. Low-level noise is generally present in analog signals and comparator hysteresis prevents noise-induced switching in this situation.

$T_A$  scaling is  $10\text{ mV}/^\circ\text{K}$ . The  $T_A$  comparator reference levels and associated temperatures are: U1-1,  $+0.297\text{ V}$  ( $29.7\text{ }^\circ\text{K}$ ); U1-2,  $+2.816\text{ V}$  ( $282\text{ }^\circ\text{K}$ ); U1-14,  $+3.602\text{ V}$  ( $360\text{ }^\circ\text{K}$ ). The  $V_D$  comparator reference levels and associated vacuums are: U2-1,  $+0.745\text{ V}$  ( $3\text{ }\mu\text{m}$ ); U2-2,  $+1.334\text{ V}$  ( $5\text{ }\mu\text{m}$ ) and U2-14,  $+4.521\text{ V}$  ( $50\text{ }\mu\text{m}$ ). These vacuum levels are based upon the chart of vacuum monitor voltage versus vacuum shown in Figure 3, Section 2.7.

The  $T_A$  comparator hysteresis values are: U1-1,  $50\text{ mV}$  ( $5\text{ }^\circ\text{K}$ ); U1-2,  $50\text{ mV}$  ( $5\text{ }^\circ\text{K}$ ), U1-14,  $10\text{ mV}$  ( $10\text{ }^\circ\text{K}$ ). The  $V_D$  comparator hysteresis values are: U2-1,  $278\text{ mV}$  ( $\approx 1.8\text{ }\mu\text{m}$ ); U2-2,  $350\text{ mV}$  ( $\approx 3\text{ }\mu\text{m}$ ); U2-14,  $10\text{ mV}$  ( $\approx 0.4\text{ }\mu\text{m}$ ) and U2-13,  $50\text{ mV}$  ( $\approx 2\text{ }\mu\text{m}$ ).

U10, an Analog Devices AD581JH precision voltage reference, provides a  $+10\text{ volt}$  DC reference for the comparator reference voltage dividers. Since the load on the AD581 does not vary and the Front-



Ends operate at about 25 °C, the +10 reference is stable within a few millivolts. An AD581 data sheet is included in Section 4.

Refer to the equations above. Examination of the equations shows that the terms  $C \bullet \bar{H}^*$  and  $C^* \bullet \bar{H}$  are used in four of the five equations. These two terms are formed in OR-gates U6-6 and U6-11 and are combined as required in the equations. Since the X, C, and  $\bar{H}$  control discretes are used in all the equations, the yellow CR6 (X), red CR8 (C) and CR9 ( $\bar{H}$ ) LEDs are provided to make it easier to check the card logic.

The solid-state relays K1, K2, K3 and K4 and their associated LEDs are driven by 75452 dual peripheral drivers. Each driver has a two input AND gate that drives an open-collector, high current sinking capacity output transistor. K1 through K5 are all solid-state relays with an LED input optically coupled to a solid-state AC switch.

L, the 1/2 watt load equation  $L = C^* \bullet \bar{H} \bullet (TA < 360K)$ , causes a 5 k $\Omega$  limiting resistor to be inserted in series with the 760  $\Omega$  dewar heater resistor. The resistor is inserted by closing relay K2; K3 is open in this state. (See Figure 6, the Front-End AC Wiring schematic in Section 2.11.) The term T3 ( $TA < 360^\circ K$ ) from comparator U1-14, is AND-ed with  $\bar{H}$  in U6-4. This is AND-ed with  $C^*$  in U7-3 (a 75452) and the output is low when all three terms are high-true. The low-true output sinks current from +15 V through the coil of relay K2 and CR4, a yellow LED (5 k $\Omega$ ). The relay's output switch connects the lower end of the 5 K $\Omega$  resistor to AC low.

Q, the dewar heater equation  $Q = (X^* + C^*) \bullet \bar{H} \bullet (TA < 360K)$ , uses the  $T3 \bullet \bar{H}$  product from U6-6. It is AND-ed with  $X^* + C^*$  from U11-1 in gate U8-5 (a 75452). The output is low-true when all three terms are high-true and sinks current from +15 V through the LED of relay K3 and the red LED (HEATER), CR3. K3's output applies 150 VAC to the 760  $\Omega$  dewar heater resistor.

P is the pump request equation  $P = (C + C^* \bullet \bar{H}) \bullet (VD > 3\mu m)$ . AND gate U6-3 uses the  $C + C^* \bullet \bar{H}$  term from U5-3 (mentioned above) and the V1 term from comparator U2-1 ( $VD > 3\mu m$ ). The output is high-true if both input terms are high-true. This P (pump request) output goes to the auxiliary connector pin J4-3 to drive an external vacuum pump control circuit. It is also connected to the monitor connector J2-21 to enable the monitor and control system to read the P state. CR7 (PUMP), a yellow LED, sinks current through inverter U3-2 from +5 volts when P is high.

R, the refrigerator power equation  $R = (C \bullet \bar{H}^* + C^* \bullet \bar{H}) \bullet (VD < 50\mu m)$ , uses the  $(C \bullet \bar{H}^* + C^* \bullet \bar{H})$  term from U5-6 (described above). This term is inverted to low-true by U3-8, which drives a 74LS32 gate U5-8. In this application, the 74LS32 functions as a low-true AND. The U5-8 output is low-true only if both inputs are low. V3,  $VD > 50\mu m$  is the other U5 input. This term is high when  $VD > 50\mu m$  and low when  $VD < 50\mu m$ . Thus the U5-8 output is low when  $(C \bullet \bar{H}^* + C^* \bullet \bar{H}) \bullet (VD < 50\mu m)$ . U8 is a 75452. The pin 1 input is connected to +5 through a 4.7 K $\Omega$  resistor so that output U8-3 is high when the equation is true. The U8-3 output sinks current from +15 V through K4's LED and a 750  $\Omega$  resistor. When K5 is actuated, it connects the 150 VAC return (or common) to the refrigerator. Note from the block diagram above that card pin X is connected to 150 VAC, Phase 1, the unshifted phase. This line drives a rectifier-divider-filter circuit consisting of CR2 (1N4007), R35 (10k $\Omega$ ), R36 (1k $\Omega$ ) and C9 (100  $\mu F$ ). When the 150 VAC, Phase 1 power is present at the filter input, C9 charges to about 19.3 volts. Note that K4's contacts are connected to the junction of the 10 k $\Omega$  and 1 k $\Omega$  resistors and to the low side of the capacitor so that when K4 is actuated, the filter input is shorted. When the equation is true, K4

is not actuated, its contacts are open, and the capacitor is charged to about 19 volts. This DC voltage drives K5's LED, which closes its output contacts to pass the 150 VAC return (or common) to the refrigerator. Section 4 has data sheets for the 75452 and the relays.





S, the solenoid equation is the most complicated and is the OR sum of two sets of AND products.  $S = (C + C \cdot \bar{H}) \bullet \{ (VD > 5\mu m) \bullet (VP < VD) \bullet (TA > 30K) + (VD > 50\mu m) \bullet (TA > 280K) \}$ . The term D ( $C + C \cdot \bar{H}$ ) is common to both products. Consider the first set of products. The first term,  $C + C \cdot \bar{H}$ , is formed by U5-3. The second term, V2 ( $VD > 5\mu m$ ), is the output of comparator U2-1. The third term, V4 ( $VP < VD$ ), is the output of comparator U2-13. The fourth term T1, ( $TA > 30^\circ K$ ), is the output of comparator U1-1. ( $VD > 5\mu m$ ), ( $VP < VD$ ) and ( $TA > 30^\circ K$ ) are AND-ed in gate U4-6. The output is ORR-ed in gate U5-11, a 75452 driver, with the second product. The second product is formed in U4-12, which has the inputs V3 ( $VD > 50\mu m$ ) and T2 ( $TA > 280^\circ K$ ). The U5-11 output drives one input on U7-5. The other input is the D ( $C + C \cdot \bar{H}$ ) term from U5-3. U7-5 sinks current through K1's LED and CR1 (SOL), a yellow LED. The SMON term, a monitor discrete, is formed in gate U4-8 by the output of U5-11 and D. The Solenoid valve is an inductive device and if it does not actuate, the solenoid's AC current demand can be as high as 0.40 amperes. To protect K1 from current-induced voltage surges, an MOV and series RC circuit are connected across K1's output. The MOV clips voltage peaks and the RC circuit provides additional surge protection to K1.

For convenience in maintenance, the card LEDs mentioned above and circuit level test jacks are placed on the card edge for easy access. LED and test jack labels are silkscreened on the card. See the card assembly drawing D53200A004 for the locations.

The card's +5 volt logic power is derived from +15 volt power by U9, a MC7805, 5-volt DC regulator.

### Control Card Alignment

The Control Card does not have any alignment adjustments. There is not a Control Card tester or formal card alignment procedure but the circuit operations can be evaluated using the card's maintenance features, the Monitor Panel DVM and the Monitor Panel State Select switch, S1. The levels of four analog signals, TA ( $15^\circ K$ ), VD, VP and ACI (AC current load), can be measured using the DVM. The states of the comparator outputs (via card test jacks) can be related to these analog signal levels. LEDs on the X, C and  $\bar{H}$  control discretes enable verification of the control inputs from the Monitor Card. LEDs on the outputs of the five equation's logic circuits indicate the state of the equation's logic output. The Monitor Panel's State switch S1 can be set to select any of the five possible manual-mode states. This will cause the X, C and  $\bar{H}$  states to activate the logic equations as described above. In most cases, the card circuitry can be evaluated by selecting a cryogenic state, noting the TA, VD, VP, and ACI analog levels, the associated comparator outputs, and the response of the solenoid, the refrigerator, vacuum pump, dewar heater, and 1/2 watt load to these signal levels and control states.



# CONTROL LOGIC\*

L=1/2 W Load  
P=Pump Request  
Q=Heater 30 W  
R=Refrigerator PWR  
S=Valve Open (Sol. On)

$\bar{C} \cdot H \cdot (TA < 360K)$   
 $(C + \bar{C} \cdot H) \cdot (VD > 3\mu)$   
 $(\bar{X} + \bar{C}) \cdot H \cdot (TA < 360K)$   
 $(C \cdot \bar{H} + \bar{C} \cdot H) \cdot (VD < 50\mu)$   
 $(C + \bar{C} \cdot H) \cdot (VD > 5\mu) \cdot (VP < VD) \cdot (TA > 30K) + (VD > 50\mu) \cdot (TA > 280K)$

- NOTES**
- U1-U2 - LM339N
  - U3-74LS04
  - U4-74LS11
  - U5-74LS32
  - U6-74LS08
  - U7-U8-75452
  - U9-7805CT
  - U10-AD581JH
  - ALL CAPS. ARE 50V UNLESS OTHERWISE MARKED.
  - ALL RES. AS FOLLOWS:  
1% 1/8WATT  
5% 1/4 WATT
  - K1-K3-645-2
  - U11-74LS02
  - K4 - 643-1
  - K5 - MP240D4


# CONTROL STATES\*

STATE	CONTROL	BIT	OCTAL	SYSTEM
	X	C	H	MODE
COOL	1	1	1	7
LOAD	1	0	0	4
OFF	1	0	1	5
PUMP	0	1	0	2
HEAT	1	1	0	6
UNUSED	0	0	0	0
UNUSED	0	0	1	1
UNUSED	0	1	1	3

\*TTL LOGIC 1=ON =HI LEVEL  
0=OFF=LO LEVEL

D	4-87	W.M.T.P.	ADDED TO NOTES:
C	1-86	G.MORRIS	CO-260130-06
B	6/85	G.MORRIS	
A	8/84	H.O.H.	CO-840817-20
REV.	DATE	DRAWN BY	APPRO'D BY
FRONT ENDS			NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTEVILLE, VA. 22901
CONTROL CARD			
SHEET 1 of 1			SCALE







## 2.6 Monitor Card Description

The Monitor Card is installed in Slot 3 and has two functions: mode-state control via S1 (the Monitor Panel Mode-State switch) and its associated logic and local analog monitoring using the Monitor Panel DVM and S2, the Monitor Select Switch. Drawing C53200S005 shows the Monitor Card circuitry. Section 4 contains a data sheet for the DVM, a Texmate PM-45XU 4½ digit panel meter.

The Monitor Panel is attached to the Monitor Card so that the card and panel are a single assembly. Figure 1 shows the Monitor Panel.




Figure 1 Monitor Panel

See Block Diagram C63206K002 for the Monitor Card connections. Wire list A53206W001, Sheet 3, also describes the wiring connections.

S1, the mode-state selector switch, has six positions: HEAT, PUMP, OFF, LOAD, COOL and CPU. When the switch is in the CPU position, the Front-End is controlled by the control computer via F117 (VLBA) or F14 (VLA). In the other five positions, the Front-End cryogenic state is controlled by the setting of S1 as shown in the table in Section 2.3 above.

The Monitor mode-state logic is simple encoding and multiplexing logic. S1, the mode-state switch wiper, is connected to ground. The HEAT, PUMP, OFF, STRESS and COOL contacts are connected to +5 volt pull-up resistors and the inputs of U1, a 74LS148, 8-line to 3-line priority encoder. The sixth position, CPU A0, A1 and A2 outputs are the X, C, and  $\bar{H}$  control discretes, respectively. Since S1 has physical stops and the encoder inputs are low-true, the other three encoder inputs can safely float.

The X, C, and  $\bar{H}$  encoder outputs are connected to the B inputs of U2, a 74LS157 quad 2-input multiplexer. The multiplexer A inputs are the X, C, and  $\bar{H}^*$  cryogenic state command inputs from the CPU (via F14 or F117). The multiplexer outputs drive the X, C, and  $\bar{H}^*$  inputs of the Control Card described in Section 2.5 above. The multiplexer A/B input selection is controlled by S1. When S1 is in the CPU position, the 2 k $\Omega$  pull-up resistor to +5 volts causes the multiplexer to select the A inputs; in any of the other five positions, the encoder outputs are selected. The three multiplexer outputs are

connected to the Control Card.

The choice of encoder states is rather important. If through some mischance or malfunction the C and H\* bits are stuck high or low, the Control Card will assume either the COOL or LOAD states, the desired default cryogenic states.

Three OR gates in U3, a 74LS32, are used as isolating buffers on the X, C, and H lines to J2, the cryogenic state monitor outputs to F117 or F14 via J2. In the event of an inadvertant short on these lines, the buffers protect the X, C, and  $\bar{H}$  inputs to the Control Card.

Gate U4-8 decodes the COOL state to sink current from a Monitor Panel red LED, CR2. When S1 is in the CPU position, gate U4-12 sinks current from a Monitor Panel red LED, CR1. The state of U4-12 is output to F117 and F14 via J2.

Five volt logic and DVM power is provided by U5, a 7805CT series regulator. Note that the DVM signal ground reference is Quality Ground from J2-13.


The Texmate PM-45-XU has jumper connectors to control its mode and the decimal point is selected by section 1 of the Monitor Select switch, S2. A pair of test jacks on the panel permits an external meter to be connected to the DVM input if there is some question about the DVM values. Since a DVM data sheet is included in Section 4, it is not described here.

Typical values and tolerances for the analog parameters measured by the DVM are described in Section 2.12.

There are no alignment adjustments for the Monitor Card. The card logic is so simple that it can be checked by setting the mode-state switch to the six positions and noting the states of the Monitor Panel LEDs (COOL and MAN) and the Control Card X, C, and  $\bar{H}$  LEDs.



REV.	DATE	DRAWN BY	APPR'D BY	DESCRIPTION
A	11-86	G. MORRIS		
B	1-17-86	G. MORRIS		COB60117-02



# NOTES:

1. U1 - 74LS148
2. U2 - 74LS157
3. U3 - 74LS32
4. U4 - 74LS12
5. U5 - 7805CT
6. ALL CAPS. ARE 50V UNLESS NOTED OTHERWISE.

UNLESS OTHERWISE SPECIFIED  
DIMENSIONS ARE IN INCHES  
TOLERANCES: ANGLES ±  
3 PLACE DECIMALS (.XXX): ±  
2 PLACE DECIMALS (.XX): ±  
1 PLACE DECIMALS (.X): ±

MATERIAL:

FINISH:

NEXT ASSY	USED ON

FRONT END		NATIONAL RADIO ASTRONOMY OBSERVATORY	
MONITOR BOARD		DRAWN BY: G. MORRIS DATE: 8-30-83	
		DESIGNED BY: S. WEINREB DATE: 7-15-83	
		APPROVED BY: DATE:	
SHEET NUMBER	DRAWING NUMBER C53200S005	REV. B	SCALE



REV	DATE	DRAWN BY	APPROV'D BY	DESCRIPTION
V L B A		FRONT END		NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTEVILLE, VA. 22901
		ASSY-MONITOR CARD		DRAWN BY G. MORRIS DATE 8-6-8
				DESIGNED BY S. WEINBERG DATE
				APPROVED BY DATE
		SHEET NUMBER	DRAWING NUMBER	REV A SCALE 1:1

A	1/6/11	WU	A'EO ITEM NO'S
REV	DATE	BY	DESCRIPTION



## 2.7 Sensor Card Description

The Sensor Card, slot 6, contains the interface circuitry for two Teledyne-Hastings DV-6R vacuum gauges and two Lake Shore DT-500-KL diode temperature sensors. The vacuum gauges sense dewar vacuum (VD) and the pump or manifold vacuum (VP) and the two diodes sense the 15 °K (TA) and 50 °K (TB) dewar temperature stages.

The conditioned VD, VP, and TA outputs of the Sensor Card are connected to the Control Card, slot 7, for use in controlling the Front-End's cryogenic states. They are also connected to the Monitor Card for local monitor readout on the DVM and to J2 for readout by the Monitor and Control System. A non-linear form of TA is also connected to J2 for Monitor and Control System readout. This signal has a higher sensitivity and potentially greater accuracy because it is not subjected to linearizing corrections. TB is not used by the Control Card but is connected to the Monitor Card for DVM readout and is also connected to J2 for Monitor and Control System readout. See Block Diagram C53206K002 for the Sensor Card connections. Wire list A53206W001, Sheet 6, also describes the wiring connections. The Sensor Card schematic is D53200S002 and the assembly drawing is D53200A003.

### Teledyne-Hastings DV-R6 Vacuum Guages

The Hastings DV-6R vacuum gauge is a ruggedized, precision vacuum sensing guage with a specified range of 0 to 1000  $\mu\text{m}$  of Hg (sea-level atmospheric pressure is 760,000  $\mu\text{m}$  of Hg.). The DV-6R is a thermopile consisting of three identical noble-metal alloy thermocouples; see Figure 2 which shows the sensor and its connections to the VD interface amplifier. The + symbol indicates the thermal EMF polarity. The thermocouple alloys are Gold/Platinum and Platinum/Rhodium. All three thermocouples sense the gas pressure and the - (negative thermal EMF polarity) sides of all three are connected to DV-6R pin 8, which is simply a tie-point that is not connected to any external circuitry. The + sides of two thermocouples are connected to pins 3 and 5 and are heated by the AC excitation. The + side of the third thermocouple is connected to pin 7, is not heated by the AC excitation, and is analogous to the reference junction in a conventional thermocouple circuit. The thermal EMF of this third thermocouple is determined by the temperature of the sensed gas, is very small, and its polarity is in opposition to the thermal EMF of the heated thermocouples.

The vacuum-sensing properties of the DV-6R are a function of the sensed air's thermal conductivity, which decreases when the air pressure is decreased. A decreasing thermal conductivity increases the hot junction's temperatures, which increases the thermopile DC output. At a high vacuum, the hot junction temperature is about 300 °C. In the dewar and manifold vacuum-sensing applications, the DV-6R sensitivity is determined by the AC heating power delivered to the thermocouple junction; the Sensor Card VD ZERO and VP ZERO adjustments determine this power level. Hastings does not have an explicit mathematical expression for DC output as a function of the sensed air pressure but the DV-6R's output is




Figure 2 DV-6R Connections

roughly a logarithmic function of pressure. Hastings states that the DV-6R accuracy is about  $\pm 2\%$  at a high vacuum ( $\approx 1 \mu\text{m}$ ).

Figure 3 shows a graph of the Sensor Card vacuum interface circuit readout voltage versus dewar pressure. At a vacuum of  $1 \mu\text{m}$  Hg, and with the appropriate AC excitation, the nominal DV-6R sensitivity (output voltage change / vacuum change) is  $-161 \text{ mV}/\mu\text{m}$ ; this is the DV-6R's highest sensitivity. As pressure increases, the sensitivity rapidly decreases. At  $1000 \mu\text{m}$  the interface circuit output is  $+9652 \text{ mV}$  and at sea level atmospheric pressure, the interface circuit output is  $+10,000 \text{ mV}$ . The nominal sensitivity of  $-161 \text{ mV}/\mu\text{m}$  at  $1 \mu\text{m}$  is the value used in Sensor Card alignment.

Hastings' vacuum thermopile interface circuit uses a center-tapped transformer secondary that drives pins 3 and 5 with a  $0.38 \text{ volt}$ , P-P square wave; this heats the two thermocouples connected back-to-back across pins 3 and 5. The primary is driven by a  $5 \text{ kHz}$  power oscillator. The thermopile's DC output connections are pin 7 (the  $+$  side of the unheated thermocouple) and the transformer center-tap. Relative to pin 7, the heated thermocouple's DC voltages on pins 3 and 5 are identical because the two heated thermocouples are in parallel. Hastings typically connects the DC output to an analog current meter with a  $40 \Omega$  current limiting resistor. The Hastings' interface's meter scale is calibrated for the sensor's working range.

The DV-6R interface circuits are aligned by substituting a Hastings DB-20 reference tube for the DV-6R. The DB-20 simulates the DV-6R at some high vacuum level, typically  $2 \mu\text{m}$ . In a recent lab test, a Hastings DB-20 Reference Tube marked  $2 \mu\text{m}$  was substituted for the DV-6R. The DB-20 DC output measured on pin L of the Sensor Card was  $-287 \text{ mV}$ . Although this was slightly under the expected  $322 \text{ mV}$ , the Sensor Card circuit aligned normally. The vacuum interface alignment procedure is described below. A Hastings DV-6R data sheet is included in Section 4.

The vacuum guage interface circuitry is shown on the left half of the Sensor Card schematic drawing, D53200S002. Note that there are three connections to the DV-6R.




Figure 3 Vacuum Monitor Output vs. Vacuum

## Vacuum Gauge Interface Circuitry

The DV-6R vacuum gauges require an AC excitation. An oscillator and two power buffers provide the AC power to drive the thermopiles. The oscillator is U4-8, a TI TL084BCN operational amplifier used in an RC relaxation oscillator circuit. The oscillation results from an alternating sequence of capacitor charge-discharge ramps. One output cycle consists of a capacitor charge period and a capacitor discharge period; therefore the capacitor's voltage waveform is a sawtooth and the oscillator's output is a square wave. The amplifier's negative (-) input is connected to the capacitor-resistor junction. The amplifier's positive (+) input is connected to a center-tapped 48 k $\Omega$  resistive voltage divider connected to the amplifier's output; therefore, the amplifier's + input voltage is always half the output voltage. Capacitor C14 is charged (or discharged) through resistor R81 until a switching threshold is reached; at the threshold, the amplifier's output switches to the opposite polarity. This causes the charging current polarity to reverse so the capacitor begins to discharge (or charge). The TL084's two output levels are the positive and negative saturation limits, about +13.5 and -13.5 volts. The two switching thresholds are the levels at which the voltage difference between the two amplifier inputs is zero. Since the amplifier's + input is connected to the midpoint of the 48 k $\Omega$  resistive voltage divider, the switching thresholds are +6.25 and -6.25 volts.

The oscillator period is  $2.2R_{81}C_{14}$ , which is 52.8  $\mu$ S, so the frequency is about 18.9 kHz.

The + input connected to the voltage divider experiences positive feedback, which adds hysteresis to the switching thresholds. This prevents spurious noise-induced switching that might otherwise occur when the differential voltage between the inputs is very small. Low level noise is always present in virtually any analog circuit.

The voltage on the TL084 inputs are  $\pm 6.5$  volts above or below ground. This could be a problem in a conventional operational amplifier. The TL084 has JFET-inputs and is capable of operating with a differential input voltage of  $\pm 30$  volts and an input voltage of  $\pm 15$  volts. Section 4 has a data sheet for the TL084.

The oscillator output is clipped to a  $\pm 6.2$  volt square wave by a zenar diode clipping circuit. R79, a 2 k $\Omega$  resistor, isolates the amplifier from the clipper to prevent clipper overload. A pair of paralleled 1N821, 6.2 volt zenar diodes make a precise + and - 6.2 volt square wave that is nearly independent of temperature. The 1N821 has a temperature coefficient of 0.01 %/ $^{\circ}$ C. The 1N823, which may be used as an alternate zenar, has the same zenar voltage but a 0.005%/ $^{\circ}$ C temperature coefficient.

Since there are two vacuum sensors, two independent sets of DV-R6 drivers and conditioning amplifiers are required. The driver circuits are power buffers and the conditioning amplifiers are a differential amplifier driving an inverting amplifier. The Hastings catalog does not specify a resistance value for the thermopile but it's reasonable to assume that it is small, probably less than an ohm. This low resistance requires a low impedance, high current drive.

We first consider the VD power buffer, driven by the clipper circuit described above. The power buffer is U8-1, an inverting operational amplifier with Q1, an emitter-follower power transistor in the feedback loop. The transistor provides the low impedance, high current drive required by the DV-6R.

The DV-6R must be driven by an AC signal. Therefore, the buffer amplifier input and output are both AC-coupled. The input is AC-coupled via  $C_1$  (0.01  $\mu$ F). At 18.9 kHz,  $C_1$ 's impedance is about 800

$\Omega$ , small in comparison to  $R_7$  (130 k $\Omega$ ) and  $R_3$  (50 k $\Omega$ ). The amplifier output drive to the DV-6R is AC-coupled via  $C_2$ , 10  $\mu$ F.  $C_2$ 's impedance is about 0.8  $\Omega$ , small in comparison to the DV-6R impedance.

Note that Q1's collector is connected to ground; a 0.3 mA offset current from +10 volts into U8-2, the summing junction, shifts Q1's emitter Q-point to about -3.0 volts. This avoids clipping the DV-6R drive. Diode CR<sub>5</sub> across the transistor base-emitter junction prevents base-emitter reverse voltage protection.

The amplifier gain is controlled by the ratio of feedback to input resistance. The feedback resistor is  $R_1$ , (10 k $\Omega$ ) and the input resistance is  $R_7$  (130 k $\Omega$ ), and  $R_3$ , (a 50 k $\Omega$  pot). The maximum and minimum gains are 0.076 and 0.055, respectively, as a function of  $R_3$ 's setting. The clipper output is a 12.4 volt, P-P signal; with these two gain extremes, the corresponding Q1 output is about 0.95 volts P-P, and 0.69 volts, P-P. With  $R_3$  set mid-range, the buffer output is about 0.79 volts P-P. Hastings uses a 0.38 volt drive across pins 5 and 3.

The drive is AC-coupled to the DV-6R pin 5 and the thermopile heating current flows through the two thermocouples to ground via DV-6R pin 3. The 100 pF capacitor across the 10 k $\Omega$  feedback resistor  $R_{19}$  provides some high frequency pre-emphasis.

The DV-6R pin 7 output is amplified by cascaded amplifiers, U5-13 (noninverting) and U6-6 (inverting). The DV-6R thermal EMF output on pins 5 and 7 is a DC output that is connected to the inputs of differential amplifier U6-13. Note from Figure 2 that the two heated thermocouple's thermal EMFs are in opposition, thus pin 5 is actually at DC ground; this was verified in a recent measurement.

The DV-6R's negative polarity, thermal EMF output on pin 7, drives U5-4, the amplifier's noninverting (+) input. Since the noninverting input is driven and the noninverting input is static at DC ground, the amplifier's output signal polarity is the same as the DV-6R pin 7 polarity.

Note that the DV-6R AC excitation is also a normal-mode input to U5-13. The AC level on DV-6R pin 7 is half the AC excitation voltage. The normal-mode component is reduced by resistor  $R_{86}$  so that the AC level on U5-3 is also half the excitation level. The normal-mode component of the AC excitation is also reduced by the two amplifier's low-pass filtering.

U5-13's gain is 50, determined by the  $R_9/R_{85}$  ratio. The 19.8 kHz AC signal on U5-13's inputs is filtered by capacitor  $C_4$  across U5-13's feedback path. This capacitor in conjunction with  $R_{84}$  forms a single-pole, low-pass filter having a -3 dB frequency of about 3 Hz. Inverting amplifier U5-6 has a gain of 10, and capacitor  $C_8$  provides additional AC filtering. U5-6's -3dB frequency is about 32 Hz.

When the pressure is 1  $\mu$ m, the U5-13's output is - 8.050 volts (50 x -0.161). When the air pressure is high, U5-13's output is very small.

The next amplifier stage, U5-6, is an inverting amplifier with a gain of 10. Note that the + input of U5-6 is biased to about +1 volt by the resistive voltage divider to +10 volts. This also causes the - input to be biased to the same +1 volt level. If the U5-13 output is about zero volts, which is the atmospheric pressure level output of the DV-6R, the U5-6 output is +10 volts. If the U5-13 output is - 8.050 volts, the result of a 1  $\mu$ m pressure in the DV-6R, the U5-6 output is zero volts.

The VD amplifier output may be measured at TJ-5; TJ7 is analog ground. The amplifier's three



outputs (MON OUT, METER, and VD) have isolation resistors  $R_{16}$  (2 k $\Omega$ ),  $R_{17}$  (10 k $\Omega$ ) and  $R_{18}$  (100  $\Omega$ ), respectively. The METER OUT signal could be used to drive an analog meter but is not used in F103. The MON OUT is also not used in F103. The VD output is connected to the Control Card (slot 7), the Monitor Card (slot 3), and to J2-2 for readout by the Monitor and Control System.

The VP power buffer (U8-14 and Q2) is similar to the VD power buffer but provides a slightly lower drive for its DV-6R;  $R_7$  in the series attenuator is 200 k $\Omega$ . The maximum and minimum drives as a function of the  $R_7$  setting are 0.49 and 0.30 volts, P-P respectively. With  $R_{21}$  set mid-range, the AC drive is 0.40 volts, P-P, close to Hastings drive level.

### Vacuum Sensor Interface Circuit Alignment

This alignment procedure was abstracted from VLBA Technical Report No. 1.

The two DV-6R interface circuits are aligned by using a Sensor Card Tester. The tester contains a Hastings DB-20 Reference Tube, which simulates the output of a DV-6R at a specified vacuum level, typically 2 to 3  $\mu$ m, printed on the side of the Reference Tube. The vacuum interface circuitry in the tester has a VD/VP selector switch to connect the DB-20 to either interface circuit and a ZERO/ATMOS toggle switch for the two adjustments. The DV-6R interface circuits have two alignment adjustments, VP ZERO (or VD ZERO) and VP ATMOS (or VD ATMOS). The VP ZERO adjustment determines the AC drive level to the buffer circuit and the VP ATMOS adjustment determines the DC offset to the U6-6 (or U5-6) output amplifiers. In aligning the card's two DV-6R interface circuits, the tester's ZERO/ATMOS switch is first set to the ZERO position and the card's VP (or VD) ZERO potentiometer is adjusted to produce an output of 161 mV times the DB-20 reference pressure value. The output can be measured at TJ6 (or TJ5) on the tester on the EXT DVM jack or by the Monitor Panel DVM. Next, the ZERO/ATMOS is set to the ATMOS position and the VP (or VD) ATMOS potentiometer is adjusted to produce an output of +10230 mV (about positive full-scale on a 5 mV/LSB, 12-bit A/D converter). In the ATMOS position, the tester presents an open circuit to the interface circuit in place of the DV-6R; this causes the full-scale output. Section 4 contains a Hastings DB-20 data sheet. A field calibration procedure for the DV-6R vacuum sensors is included in the Appendix, Section 5.

### DT-500 Temperature Sense Diodes, TSA and TSB

The temperatures of the dewar 15 °K and 50 °K stations is sensed by two Lake Shore DT-500-KL diode temperature sensors, TSA and TSB. The 15 °K stage conditioned signal is TA and TB is the 50 °K stage conditioned signal. Section 4 contains a data sheet for a similar Lake Shore diode temperature sensor. The 300 °K temperature is measured by a National Semiconductor LM335 chip and is described in the RF Card description, Section 2.9, below. Figure 4, on the next page, shows a plot of the DT-500 diode voltage vs. temperature. This plot was abstracted from NRAO EDIR Report No. 204, May 1980 by Michael Balister.

The diode's characteristics are determined by the diode equation:  $I_F = I_S (e^{\frac{qV}{kT}} - 1)$ .  $I_F$  is the diode forward current and  $I_S$  is the reverse-bias saturation current. Constants are:  $I_S$ ,  $e$ , the electronic charge, and  $k$ , Boltzman's constant. Variables are  $I_F$ ,  $V$ , the diode voltage, and  $T$ , the diode temperature, °K. If  $I_F$  is maintained at a constant value, there are only two variables,  $V$  and  $T$ . By using a suitable conversion table and holding  $I_F$  at a constant value,  $T$  may be determined by measuring  $V$ . Note from the Lake Shore data sheets that if  $I_F$  is 10  $\mu$ A,  $V$  is 1.345 volts at 13 °K and 0.519 volts at 300 °K.

## Diode Interface Circuitry

Block Diagram C53206K002 shows the TSA and TSB diode wiring connections to the Sensor Card, which has two identical temperature interface circuits. The diode anodes are connected to analog ground (pins E and F) and the cathodes are connected to the current sources and temperature sense interface circuit inputs (pins 4 and H). The TA and TB diode interface circuits are shown in the right half of Schematic diagram D53200S002.

Implementation of a two-segment linearization circuit is suggested by the character of the DT-500 thermal response curve shown in Figure 4. The Sensor Card's diode interface circuitry is an adaptation of the design described in EDIR No. 204.<sup>1</sup>

Consider the TA circuit. Transistor Q3 and associated components are the 10  $\mu$ A current sources for TSA. The base of Q3 is held at -8.8 volts by zenar diode CR<sub>1</sub> ( $V_Z = 6.2$  volts). Q3's collector current is determined by  $V_{CE}$  and the resistance between the emitter and -15 volts. Potentiometer R<sub>39</sub> adjusts the diode current to the 10  $\mu$ A value.

Noninverting, unity-gain voltage followers, U1-1 and U2-1 isolate the diode's current source circuitry from the linearization circuitry. Since they simply buffer the diode's voltage, the amplifier's outputs are a nonlinear function of temperature. The TSA signal is connected to its linearization circuitry and to J2-14 for readout by the Monitor and Control System. R<sub>87</sub>, a 1 k $\Omega$  resistor, isolates the TA amplifier from the test point terminal TP1 and the nonlinear TA output on pin S. The nonlinear form of TA is not used by the Control Card and is not available to the Monitor Card DVM. The nonlinear TSB signal is only used by the TB linearization circuitry.

Note from the Lake Shore data sheets in Section 4 that at 13 °K, the nonlinear TA signal has a sensitivity (slope) of 21.9 mV/°K. The sensitivity decreases to 15.9 mV/°K at 24 °K. In this 11 degree region, the nonlinear TSA signal is more sensitive than the linearized TA and TB signals, which have a sensitivity of 10 mV/°K. In addition, in this region the nonlinear TA is more accurate than the linearized TA because the linearized signals are segmented approximations to the diode curve.

The TA and TB linearization circuitry approximates the diode's V versus T curve with two straight-line segment approximations, only one of which is operative at any given time. When the sensed temperature changes




Figure 4 DT-500 Sensor Temperature Response

<sup>1</sup> Page 37, VLBA TECHNICAL REPORT NO. 1, August 29, 1984

from one segment's range to the other segment's range, it crosses a segment transition temperature which causes the other segment's output signal to be selected for output. The segment amplifier's gains and offsets are adjusted for the best fit for its portion of the diode's V-T curve. The segment transition temperature is 27 °K. The linearized TA and TB signals can be adjusted to be in exact agreement with the diode V-T curves at 13, 18, 50 and 300 °K. Since TSB monitors the 50 °K stage, the lower temperature segment is never operative.

The linearization implementation consists of two independent segment gain paths with gain and offset adjustments appropriate for the segment, a segment signal level comparator, and a segment selector switch driven by the comparator.

The TA and TB linearization circuits are identical.

In each circuit both paths are driven by the input, unity-gain voltage follower, U1-1 or U2-1. The circuitry consists of two parallel-path independent, inverting operational amplifiers with different gains, an analog comparator that compares the two amplifier's outputs, an analog switch driven by the comparator that selects the most appropriate amplifier for output, and an inverting output amplifier.

Note from the schematic that one TA path is a HI GAIN path used for the higher temperature segment and the other path is the LO GAIN path used for the lower temperature segment. From the paragraph above describing the nonlinear TA signal, note that in the 13 to 24°K range, the diode's sensitivity is greater than 10 mV/°K so the lower segment amplifier's gain must be less than 1. Also note that for temperatures greater than 25 degrees, the upper segment amplifier's gain must be greater than 1. 20 kΩ gain control potentiometers R<sub>43</sub> and R<sub>44</sub> control the gain of the two TA amplifiers U1-7 and U1-8. For extreme settings of these two potentiometers, the resultant gains are: 4.02 and 3.29, HI GAIN and 0.21 and 0.16, LO GAIN.

Both amplifiers use an offset current from an Analog Devices, AD581JH precision +10.000 reference voltage source. This chip was described in the Control Card description, Section 2.5. Potentiometers R<sub>40</sub> and R<sub>47</sub>, 100 kΩ, and 50 kΩ, respectively, are the offset current adjustments.

Comparator U3-1, a National Semiconductor LM393AN, compares the levels of the high and low gain amplifiers. If the HI GAIN level on the negative input (-) is more positive than the LO GAIN positive input (+), the output is low. In the converse case, the output is high. The comparator output is an open-collector transistor; a 22 kΩ pull-up resistor to +15 makes the output levels 0 and +15 volts. The LM393 features a very low input offset, typically 1 mV, important in this application.

U4 is an Analog Devices AD7512DIKN, dual-channel analog switch that selects either the HI GAIN signal or the LO GAIN signal as a function of the address (select control) input, pin 4. If pin 4 is high, the HI GAIN amplifier input on pin 9 is connected to the output, pin 10; if low, the LO GAIN signal on pin 11 is connected to the output. R<sub>74</sub> provides isolation from the comparator for the control input and diode CR4 protects it in the event of a negative control input. The AD7512 features a low "ON" resistance, 75 Ω, and low leakage currents. Section 4 contains an AD7512DI data sheet.



Unity-gain, inverting amplifier U1-14 provides output buffering for the TA output on card pin D. R<sub>56</sub>, a 100 Ω resistor, provides short-circuit protection for this output. The EXT MON output on pin 6 is not used in F106.

0.47  $\mu$ F Capacitors across the operational amplifiers provide low-frequency filtering of the temperature signals.

TJ1 and TJ3 enable measurement of the LO GAIN amplifier outputs and TJ2 and TJ4 enable measurement of the TA and TB outputs, respectively. TP2 and TP3 terminals enable measurement of the HI GAIN amplifier's outputs.


The Sensor Card Tester uses potentiometers and a buffer amplifier simulates the diode temperature sensors. Using this tester, the TA and TB interface circuits are aligned as follows:

1. Set the DVM switch to TA.
2. Set the Mode switch to A-10  $\mu$ A and adjust the A-10  $\mu$ A potentiometer for a reading of 1000 on the DVM.
3. Set the MODE switch to TA/TB and the TEMP switch to SHORT and adjust the TA HI GAIN potentiometer for 4350 mV on the DVM. Adjust the TA LO GAIN potentiometer for 445 mV, on the A LO GAIN test terminal, read by an external DVM.
4. Set the TEMP switch at 50 and adjust the TA HI GAIN potentiometer for 500 mV on the tester DVM.
5. Set the TEMP switch at 300 and readjust the TA HI GAIN potentiometer for a reading of 3000 mV on the tester DVM. Repeat steps 4 and 5 until 500 mV and 3000 mV readings are obtained.
6. Set the TEMP switch at 13 and adjust the TA LO GAIN potentiometer for 130 mV on the tester DVM.
7. Set the TEMP switch at 18 and readjust the TA LO GAIN potentiometer for 180 mV on the tester DVM. Repeat steps 6 and 7 until 130 mV and 180 mV readings are obtained.
8. Repeat steps 1 through 7 for the TB circuit.



# NOTES


- U1, U2, U8 - TL084BCN
- U3 - LM393AN
- U4 - AD7512DIKN
- U5 - U6 - OPIOCY
- U7 - AD581JH
- ALL CAPS. ARE 50V UNLESS NOTED OTHERWISE.
- ALL RES. AS FOLLOWS UNLESS NOTED OTHERWISE.  
1% 1/8 WATT  
5% 1/4 WATT



C	1-84	G. MORRIS		CO-840130-07
B	11-85	G. MORRIS		
A	8/84	H. DILL		CO-840817-20
REV	DATE	DRAWN BY	APPROVED BY	DESCRIPTION
V				FRONT ENDS
B				
A				
SENSOR CARD				NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLESTONVILLE, VA 2290
				DRAWN BY H. DILL DATE 8/84
				DESIGNED BY S. W. MORRIS DATE 8/84
				APPROVED BY DATE
SHEET 1 of 1				OR APPROVED BY DATE 8/84



REV	DATE	DRAWN BY	APPR'D BY	DESCRIPTION
B	1-87	WIREMAN		ADD TEMP SENSOR HOLES
C	2-87	MORRIS		CHG ORDER 870218-5
D	8-94	TATE	PETENCIN	REVISED AND REDRAWN



CIRCUIT BOARD

COMPONENT SIDE

57	U3	AUGAT	608-CG1	SOCKET, 8-PIN	1
56	U1,U2	AUGAT	614-CG1	SOCKET, 14-PIN	7
55	U7	ADI	AD581JH	IC, 14-PIN	1
54	U5,U6	PMI	OP10CY	IC, 14-PIN	2
53	U4	ADI	AD7512DIKN	IC, 14-PIN	1
52	U3	MOTOROLA	LM393N	IC, 8-PIN	1
51	U1,U2	TI	TL084CN	IC, 14-PIN	3
50	TF-TP4	KEYSTONE	1562-2	TURRET, TEST POINT	4
49	TJ7			TEST JACK, BLACK	1
48	TJ6			TEST JACK, GREEN	1
47	TJ5			TEST JACK, GRAY	1
46	TJ3			TEST JACK, ORANGE	1
45	TJ2			TEST JACK, RED	1
44	TJ1,TJ3			TEST JACK, WHITE	2
43	R80-R82	ALLEN-BRADLEY	RC07GF243J	RESISTOR,24K,1/4W,5%	3
42	R54,R55	DALE	RN55C1003F	RESISTOR,100K,1/8W,1%	4
41	R52,R73	ALLEN-BRADLEY	RC07GF223J	RESISTOR,22K,1/4W,5%	2
40	R50,R51	ALLEN-BRADLEY	RC07GH512J	RESISTOR,5.1K,1/4W,5%	4
39	R49,R70	DALE	RN55C1542F	RESISTOR,15.4K,1/8W,2%	2
38	R48,R69	DALE	RN55C3653F	RESISTOR,356K,1/8W,1%	2
37	R46,R67	DALE	RN55C2943F	RESISTOR,294K,1/8W,1%	2
36	R45,R66	DALE	RN55C7322F	RESISTOR,73.2,1/8W,1%	2
35	R43,R44	CEMET	3006P 20K	TRIM POT,20K,15T	4
34	R42,R63	DALE	RN55C9092F	RESISTOR,90.9K,1/8W,1%	2
33	R41,R62	DALE	RN55C7873F	RESISTOR,787K,1/8W,1%	2
32	R39,R40	CEMET	3006P 100K	TRIM POT,100K,15T	4
31	R37,R58	ALLEN-BRADLEY	RC07GF203K	RESISTOR,20K,1/4W,5%	2
30	R25	DALE	RN55C2003F	RESISTOR,200K,1/8W,1%	1
29	R22	ALLEN-BRADLEY	RC20GF680J	RESISTOR,68,1/2,5%	1
28	R18,R36	ALLEN-BRADLEY	RC07GF101J	RESISTOR,100,1/4W,5%	4
27	R17,R35	DALE	RNC55C1002F	RESISTOR,10K,1/8W,1%	7
26	R16,R37	ALLEN-BRADLEY	RC07GF202J	RESISTOR,2K,1/4W,5%	5
25	R15,R33	CEMET	3006P 5K	TRIM POT,5K,15T	2
24	R14,R32	DALE	RN55C4752F	RESISTOR,47.5K,1/8W,1%	2
23	R13,R31	DALE	RN55C4992F	RESISTOR,49.9K,1/8W,1%	2
22	R12,R30	DALE	RN60D4993F	RESISTOR,499K,1/4W,1%	6
21	R11,R29	DALE	RN55C4991F	RESISTOR,4.99K,1/8W,1%	6
20	R7	DALE	RN55C1303F	RESISTOR,130K,1/8W,1%	1
19	R3,R24	DALE	RN55C3322F	RESISTOR,3.3K,1/8W,1%	2
18	R27,R28	ALLEN-BRADLEY	RC07GF102J	RESISTOR,1K,1/4W,5%	4
17	R26,R29	CEMET	3006P 50K	TRIM POT,50K,15T	4
16	R2,R20	ALLEN-BRADLEY	RC20GF201J	RESISTOR,200,1/2W,5%	2
15	R1,R19	ALLEN-BRADLEY	RC07GF103J	RESISTOR,10K,1/4W,5%	4
14	Q3,Q4	MOTOROLA	2N5210	TRANSISTOR, NPN	2
13	Q1,Q2	MOTOROLA	2N3904	TRANSISTOR, NPN	2
12	CR7,CR8	AMD	1N821	DIODE	2
11	CR1,CR6	AMD	1N914	DIODE	4
10	CR1,CR3	MOTOROLA	1N4735	DIODE	2
9	C21,C25	KEMET	CK05BX120K	CAPACITOR,12pf,50V	2
8	C14,C30	KEMET	CK05BX102K	CAPACITOR,.001uf,50V	2
7	C13,C27-C29	MALLORY	CSR13E156KP	CAPACITOR,TANT.,15uf,20V	4
6	C9,C11	KEMET	CK05BX101K	CAPACITOR,100pf,50V	2
5	C18,C19	KEMET	C330C104M5U5CA	CAPACITOR,.1uf,50V	6
4	C15,C20	KEMET	C330C474M5U5CA	CAPACITOR,.47uf,50V	10
3	C2,C10	MALLORY	CSR13E106KP	CAPACITOR,TANT.,10uf,20V	2
2	C1,C3	KEMET	C330C103M5U5CA	CAPACITOR,.01uf,50V	2
1		NRAO	D532000002	BOARD, CIRCUIT	1

ITEM NO.	REF. DES.	MANUFACTURER	PART NUMBER	DESCRIPTION	QTY
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES					
TOLERANCES : ANGLES : .005					
2 PLACE DECIMALS (.XX) :					
1 PLACE DECIMALS (.X) :					
COMMON FRONT END					
FRONT END SENSOR PCB ASSEMBLY					
NATIONAL RADIO ASTRONOMY OBSERVATORY SOCORRO, NEW MEXICO 87801					
DRAWN BY H. DILL DATE 9-85					
DESIGNED BY S.WEINREB DATE 9-85					
APPROVED BY S.WEINREB DATE 9-85					
SHEET 1 OF 1 DRAWING NUMBER D53200A003 REV. D SCALE 2/1					

D53200S002	SCHEMATIC
D53200P002	ARTWORK
D53200D002	DRILL DWG
D53200I013	SILKSCREEN
D53200I007	SOLDER MASK
NEXT ASSEMBLY	DWG. TYPE





## 2.8 Bias Card Description

The dewar RCP and LCP amplifiers each use three HEMT (high electron mobility transistor) GASFET amplifiers. The amplifier's RF gain and noise performance can be optimized by providing each GASFET stage an empirically-determined, optimum pair of DC drain voltage and DC drain current values. The amplifier stages are AC-coupled; therefore, each stage can have a distinct DC drain voltage and current. The FET Bias Card performs two functions: 1) it provides the optimal GASFET drain voltages and 2) it controls the gate voltages to maintain the optimal drain currents.

During the test phase of F106 fabrication, optimum VD and ID values at both 15 °K and 300 °K temperatures are determined. These values and the resultant VG are recorded on an amplifier data sheet for future reference. These data sheets are maintained in the AOC Front-End Laboratory file and the VG values are entered into the VLA and VLBA Data Checker programs for fault monitoring. In order to permit replacement of FET Bias Cards without adjustment, all new or spare cards are adjusted to produce a VD of +3 volts and an ID of 1 mA; these values should enable the HEMT to function until the optimum settings are determined.

Each FET Bias Card contains four identical sets of bias control circuits. Since the F106 uses three FETs in each channel, two FET Bias Cards are used, one card for each channel. The RCP bias card is installed in slot 4 and the LCP bias card is installed in slot 5. Each card has an unused bias circuit that is wired to the dewar DC Feedthrough panel for potential future use. The spare bias circuit is thus immediately available in the event that a future dewar amplifier requires a fourth HEMT stage. Dewar ground is the return for these sixteen signals. Block Diagram C53206K002 shows the Bias Card-Dewar wiring connections. Sheets 5 and 6 of wire list A53206W001 in Section 2.16 also describes the FET Bias Card wiring. D53200S001 is the Bias Card Schematic and D53200A002 is the Bias Card assembly drawing.

Each bias circuit has a FET drain voltage (VD) and drain current (ID), adjustment potentiometer accessible on the edge of the card. FET sources are connected to dewar ground.

All four VD voltages can be measured on card-edge test jacks but cannot be measured by the DVM or the Monitor and Control System.

All four drain currents (ID) can be measured as voltages on card-edge test jacks. The ID voltage scaling factor is 1 mA/100 mV. The drain currents cannot be measured by the DVM or by the Monitor and Control System.

All four gate voltages (VG) can be measured on card-edge test jacks. The first stage VG can also be measured by the Monitor Card DVM (with the selector switch S2 in the LF1 and RF1 positions) and by the Monitor and Control System via J2-7 (RF1 signal) and J2-9 (LF1 signal). Second and third stage VG voltages cannot be individually measured by the DVM or Monitor and Control System but a composite form of these two VG signals can be measured. Note that the block diagram shows that the stage 2 and 3 VG monitor signals on pins 5 and 6 are connected together and to the DVM selector switch S2. This connection sums the two signals and the composite signal level is intermediate between the VG2 and VG3 levels. The DVM measures the composite VG signals in selector switch positions LF2 and RF2. These two composite VG signals are also connected to J2-8 (RF2) and J2-10 (LF2) for readout by the Monitor and Control System. Since the composite VG readout level is the sum of the stage 2 and stage

3 VG levels, its level will differ from the actual VG2 and VG3 levels and its level will be approximately intermediate between the two. **It is important to remember this VG monitoring configuration when comparing the amplifier S/N data sheet VG2 and VG3 values with the composite VG values read out as RF2 and LF2.**

The normal range of VG is between 0 and -1 volts and is a function of temperature with a typical change of 100 to 300 mV from 300 °K to 15 °K. At 15 °K the VG value should be within  $\pm 20$  mV of the data sheet value. An open in the drain circuit will force the measured VG to the VG bias amplifier's positive limit, about +13.5 volts. In this condition, the forward gate current is limited to about 7 mA by a series resistor. A short in the drain or gate circuit (perhaps the result of insulation cold-flow on a dewar wire) will force the measured VG to the amplifier's negative limit, about -13.5 volts. In this condition, the actual FET gate voltage is limited to about -5 volts by the 1N821 protection diode.

Consider the first FET bias stage in the upper left quarter of D53200S001. Mentally picture the associated FET stage with the source connected to DC (dewar) ground, the gate connected to pin H (VG), and the drain connected to pin N (VD). Also assume that both the gate RF input and drain RF output are AC-coupled.

The bias circuit consists of a set of four interconnected operational amplifiers U1 (a TL084BCN quad operational amplifier) and a transistor Q1 (2N2219). The circuit description can be simplified if it is considered to consist of three sub-circuits: a VD driver circuit (U1-1, Q1 and U1-14), an ID sense circuit (U1-8), and a VG driver circuit (U1-7). The VD driver and ID sense circuit are described first because the VG driver circuit is a control loop that is dependent upon the outputs of the VD driver and ID sense circuits.

The bias circuit's first function is to set the VD voltage; this is the function of the VD driver, which consists of U1-1 and transistor Q1 (2N2219). This circuit is a voltage follower (noninverting operational amplifier with a gain of 1) with a Q1 emitter follower included in the feedback loop. Potentiometer  $R_{14}$  is the VD set point adjustment and provides a DC bias to U1-2, the + input. Since Q1 is inside the follower loop, U1's output is Q1's  $V_{BE}$  drop above the VD1 set point so the VD level is that set on  $R_{14}$ . Diode CR1 is a protective diode across Q1's emitter-base junction. The diode protects Q1 in the event that the U1-14 output ever swings negative (perhaps due to an accidental short while probing the board with a DVM, etc.). CR2 has a zener voltage of 6.8 volts to protect the FET drain in the event of some malfunction or open in the operational amplifier circuit. U1-14 is a voltage follower used to isolate the drain from the VD1 test jack, TJ13. It also drives the ID sense circuit.  $R_1$ , the 2 k $\Omega$  series resistor between U1-14 and the VD1 test jack, protects U1-14 in the event that TJ13 is inadvertently shorted to ground. Finally,  $C_2$ , a 1.0  $\mu$ F capacitor filters the driver circuit's DC bias value to keep the output noise free.

The ID sense circuit consists of U1-14, a voltage follower and U1-8, a differential amplifier. FET drain current flows from the +15 volt power source through Q1, through  $R_8$  (200  $\Omega$ ), out pin N to the FET drain, and through the FET to dewar ground. ID is sensed as a voltage drop across  $R_8$  and amplified by differential amplifier U1-8, which has a gain of 0.5. U1-8 is a differential amplifier because VD1 is a common-mode voltage on both U1-8's inputs. U1-8's output is scaled at 100 mV per mA of ID current. 2 k $\Omega$  resistor  $R_2$  isolates U1-8's output from TJ12 in the event of an inadvertent short to ground.

The second function of the FET bias circuit is to control VG so that ID is a constant, preset value; this is done by the VG drive circuit that closes the loop on ID. The VG driver consists of U1-7 with two




summing junction (U1-6) inputs: 1) a positive ID current input from U1-8 and 2) a negative offset current flowing to  $R_{15}$ , the ID1 adjustment potentiometer. U1-8's output is a positive voltage that is an analog of ID and is scaled at 100 mV/mA. A current proportional to this voltage is input to the U1-7 summing junction (the - input) via  $R_7$ , 100 k $\Omega$ . When the loop is closed, the ID current into U1-6 is equal to the offset current through  $R_{12}$ , and the op-amp's output U1-7 is proportional to the offset current through  $R_{12}$ . Although it's not obvious, the FET's drain-source impedance is a factor in the feedback path.

Two DC reference voltages are used by the bias circuits: -10 volts and +6 volts, derived from a pair of AD581JH +10 volt precision reference voltage sources. Four 10 k $\Omega$  VD adjustment pots are connected in parallel and to resistor  $R_{62}$ , 1.5 k $\Omega$ , which drops four volts to produce the +6 volts for the VD adjustment potentiometers. Data sheets for the AD581JH and TL084BCN are included in Section 4.

The 6 volt relay circuit on the right side of the schematic diagram is not used.


The FET Bias Card is tested on a Bias Card Tester that contains + and - 15 volt power supplies and four FETs with characteristics similar to cooled GASFETs. The card is plugged into the tester and a DVM is plugged into the card's ground (TJ1), VD, ID and VG test jacks. The four sets of VD and ID potentiometers are adjusted to produce a VD of +3 volts, an ID of 1 mA, and VG is measured to verify that it is about -400 mV with these VD and ID values.





REPRESENTS AMPLIFIER STAGES 1 THRU 4  
DRAIN X/Y  
REPRESENTS AMPLIFIER STAGES 5 THRU 8

NOTE: 2<sup>ND</sup> BIAS CARD MAY BE REQUIRED FOR AMPLIFIERS HAVING MORE THAN 4 STAGES.




#### NOTES

- ① U1-4 TL084BCN
- ② U5-6 AD581JH
- ③ ALL CAPS. ARE 50V UNLESS OTHERWISE MARKED.
- ④ ALL RES. AS FOLLOWS:  
5% 1/4 WATT  
1% 1/8 WATT
- ⑤ SEE CR3 FOR INTERNAL SCHEMATIC.
- ⑥ K1-MAGNECRAFT W17DIP-14

C	7/87	G. MOERIS		COB7021B-4
B	8/85	G. MOERIS		
A	8/81	H. DILL		CO- 810816-21
REV	DATE	DRAWN BY	APPROVED BY	DESCRIPTION
V B A	FRONT ENDS			<b>NATIONAL RADIO ASTRONOMY OBSERVATORY</b> CHARLOTTESVILLE, VA. 22901  DRAWN BY <b>H. DILL</b> DESIGNED BY <b>S. WENNER</b> APPROVED BY
	FET BIAS CARD			
	4 -STAGE			
SHEET	OF	DRAWING	REV. D	SCALE



REF.	PART	PART	ITEM#
DES.	DESCRIPTION	NUMBER	
C 1	CAP. 0.1uf 50v	C330C104MS US CA	5
C 2	CAP. 1.0uf 50v	C330C105MS US CA	6
C 3	CAP. 0.1uf 50v	C330C104MS US CA	5
C 4	CAP. 1.0uf 50v	C330C105MS US CA	6
C 5	CAP. 0.1uf 50v	C330C104MS US CA	5
C 6	CAP. 1.0uf 50v	C330C105MS US CA	6
C 7	CAP. 0.1uf 50v	C330C104MS US CA	5
C 8	CAP. 1.0uf 50v	C330C105MS US CA	6
C 9	CAP. 15uf 20v tant.	CSR13E156KP	7
C 10	CAP. 15uf 20v tant.	CSR13E156KP	7
C 11	CAP. 1.0uf 50v	C330C105MS US CA	6
C 12	CAP. 1.0uf 50v	C330C105MS US CA	6
C 13	CAP. 1.0uf 50v	C330C105MS US CA	6
C 14	CAP. 1.0uf 50v	C330C105MS US CA	6
CR 1	DIODE 1N914	1N914	8
CR 2	DIODE 1N4099	1N4099	9
CR 3	DIODE 1N821	1N821	10
CR 4	DIODE 1N914	1N914	8
CR 5	DIODE 1N4099	1N4099	9
CR 6	DIODE 1N821	1N821	10
CR 7	DIODE 1N914	1N914	8
CR 8	DIODE 1N4099	1N4099	9
CR 9	DIODE 1N821	1N821	10
CR 10	DIODE 1N914	1N914	8
CR 11	DIODE 1N4099	1N4099	9
CR 12	DIODE 1N821	1N821	10
CR 13	DIODE 1N914	1N914	8
K 1	SPST REED RELAY	W171DIP-14	30
Q 1	TRAN. 2N2219	2N2219	24
Q 2	TRAN. 2N2219	2N2219	24
Q 3	TRAN. 2N2219	2N2219	24
Q 4	TRAN. 2N2219	2N2219	24
R 1	RES. 2K 1/4W 5%	RC07GF202J	18
R 2	RES. 2K 1/4W 5%	RC07GF202J	18
R 3	RES. 2K 1/4W 5%	RC07GF202J	18
R 4	RES. 100 1/4W 5%	RC07GF101J	13
R 5	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 6	RES. 100K 1/8W 1%	RN55C1003F	20
R 7	RES. 100K 1/8W 1%	RN55C1003F	20
R 8	RES. 200 1/8W 1%	RN55C2000F	14
R 9	RES. 100K 1/8W 1%	RN55C1003F	20
R 10	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 11	RES. 1K 1/4W 5%	RC07GF102J	15
R 12	RES. 332K 1/8W 1%	RN55C3323F	22
R 13	RES. 100K 1/4W 5%	RC07GF104J	21
R 14	TRIM POT 10K 15T	CERMET 3006P 10K	23
R 15	TRIM POT 10K 15T	CERMET 3006P 10K	23
R 16	RES. 2K 1/4W 5%	RC07GF202J	18
R 17	RES. 2K 1/4W 5%	RC07GF202J	18
R 18	RES. 2K 1/4W 5%	RC07GF202J	18
R 19	RES. 100 1/4W 5%	RC07GF101J	13
R 20	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 21	RES. 100K 1/8W 1%	RN55C1003F	20
R 22	RES. 100K 1/8W 1%	RN55C1003F	20
R 23	RES. 200 1/8W 1%	RN55C2000F	14
R 24	RES. 100K 1/8W 1%	RN55C1003F	20
R 25	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 26	RES. 1K 1/4W 5%	RC07GF102J	15
R 27	RES. 332K 1/8W 1%	RN55C3323F	22
R 28	RES. 100K 1/4W 5%	RC07GF104J	21
R 29	TRIM POT 10K 15T	CERMET 3006P 10K	23
R 30	TRIM POT 10K 15T	CERMET 3006P 10K	23
R 31	RES. 2K 1/4W 5%	RC07GF202J	18
R 32	RES. 2K 1/4W 5%	RC07GF202J	18
R 33	RES. 2K 1/4W 5%	RC07GF202J	18
R 34	RES. 100 1/4W 5%	RC07GF101J	13
R 35	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 36	RES. 100K 1/8W 1%	RN55C1003F	20
R 37	RES. 100K 1/8W 1%	RN55C1003F	20
R 38	RES. 200 1/8W 1%	RN55C2000F	14
R 39	RES. 100K 1/8W 1%	RN55C1003F	20
R 40	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 41	RES. 1K 1/4W 5%	RC07GF102J	15
R 42	RES. 332K 1/8W 1%	RN55C3323F	22
R 43	RES. 100K 1/4W 5%	RC07GF104J	21
R 44	TRIM POT 10K 15T	CERMET 3006P 10K	23
R 45	TRIM POT 10K 15T	CERMET 3006P 10K	23
R 46	RES. 2K 1/4W 5%	RC07GF202J	18
R 47	RES. 2K 1/4W 5%	RC07GF202J	18
R 48	RES. 2K 1/4W 5%	RC07GF202J	18
R 49	RES. 100 1/4W 5%	RC07GF101J	13
R 50	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 51	RES. 100K 1/8W 1%	RN55C1003F	20
R 52	RES. 100K 1/8W 1%	RN55C1003F	20
R 53	RES. 200 1/8W 1%	RN55C2000F	14
R 54	RES. 100K 1/8W 1%	RN55C1003F	20
R 55	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 56	RES. 1K 1/4W 5%	RC07GF102J	15
R 57	RES. 332K 1/8W 1%	RN55C3323F	22
R 58	RES. 100K 1/4W 5%	RC07GF104J	21
R 59	TRIM POT 10K 15T	CERMET 3006P 10K	23
R 60	TRIM POT 10K 15T	CERMET 3006P 10K	23
R 61	RES. 470 1/4W 5%	RC07GF471J	16
R 62	RES. 1.5K 1/8W 1%	RN55C1501F	17
R 63	RES. 240 1/4W 5%	RC07GF241J	31
R 64	RES. 5K 1/4W 5%	RC07GF502J	32
R 65	RES. 5K 1/4W 5%	RC07GF502J	32
R 66	RES. 5K 1/4W 5%	RC07GF502J	32
R 67	RES. 5K 1/4W 5%	RC07GF502J	32
TJ 1	TEST JACK BLACK	105-0753-001	25
TJ 2	TEST JACK WHITE	105-0751-001	28
TJ 3	TEST JACK BROWN	105-0758-001	27
TJ 4	TEST JACK GREEN	105-0754-001	26
TJ 5	TEST JACK WHITE	105-0751-001	28
TJ 6	TEST JACK BROWN	105-0758-001	27
TJ 7	TEST JACK GREEN	105-0754-001	26
TJ 8	TEST JACK WHITE	105-0751-001	28
TJ 9	TEST JACK BROWN	105-0758-001	27
TJ 10	TEST JACK GREEN	105-0754-001	26
TJ 11	TEST JACK WHITE	105-0751-001	28
TJ 12	TEST JACK BROWN	105-0758-001	27
TJ 13	TEST JACK GREEN	105-0754-001	26
U 1	IC TL084BCN	TL084BCN	11
U 2	IC TL084BCN	TL084BCN	11
U 3	IC TL084BCN	TL084BCN	11
U 4	IC TL084BCN	TL084BCN	11
U 5	IC AD581JH	AD581JH	12
U 6	IC AD581JH	AD581JH	12



COMPONENT SIDE

- NOTES:
1. HOLES THAT ARE SHADED TO BE PLATED THRU
  2. ALL DIP IC PACKAGES USE SOCKETS- ITEM 29 (ICN-143-53-X). U1-U4. 4 REED
  3. ALL COMPONENT VALUES SHOULD BE VISIBLE IF POSSIBLE.

- 1 BOM A53Z00B00Z
- 2 SCH. D53Z00S001
- 3 C53Z00Q001
- 4 DRILL DWG. D53Z00P001

REV. DATE		DRAWN BY		APPROVED BY		DESCRIPTION	
V L B A		G M				FRONT END	
ASSY - BIAS CARD						NATIONAL RADIO ASTRONOMY OBSERVATORY	
SHEET NUMBER		DRAWING NUMBER		DATE		DATE	
D53Z00A002		REV B		10/1/83		10/1/83	





## 2.9 RF Card Description

The RF card is installed in slot 1 and performs the 300 °K amplification and calibration functions shown on the F106 System Block Diagram C53206K001, following the Section 2.1 text. These are: amplification of the LCP and RCP signals from the cooled amplifiers in the dewar, the generation of two noise calibration signals, injection of a phase calibration signal, and measurement of the card cage temperature.

The RF Card Assembly drawing is D53206A010. A reduced-scale copy follows and the associated BOM, A53206B010, follows this text.

The following text was adapted from Technical Report No. 1.

The noise calibration components are shown in the System Block Diagram, C53206K001. A 30 dB coaxial directional-coupler in each input signal line couples in a low calibration signal (Lo Cal,  $\approx 4^\circ\text{K}$ ), a high calibration signal (Hi Cal,  $\approx 1500^\circ\text{K}$ ), and an externally-applied phase calibration signal. A coaxial power divider within the dewar splits the common calibration signal to the two receiver channels. The dewar calibration input is through a SMA hermetic feedthrough; the coupling from this jack to each receiver input is  $\approx 35\text{ dB}$ .

The remainder of the calibration components are mounted on the RF Card, which also mounts the RF post amplifiers. The High Cal originates in an avalanche diode noise source having  $\text{ENR} = 35\text{ dB}^2$ , is amplified by an  $\approx \text{dB}$  gain cal amplifier, and feeds through the main line of a 10 dB coupler to the dewar input. With 2 dB of losses the ENR referred to the receiver input is  $35 + 9 - 2 - 35 = 7\text{ dB}$ , which is  $\approx 1500^\circ\text{K}$  noise temperature. The High Cal is turned off by removing the +28 volts from the High Cal control line; this supplies the noise source (4 to 10 mA) and, through a 12 volt zenar drop, the 30 mA for the High Cal amplifier. Note that the cal amplifier must be turned off to prevent  $\approx 1^\circ\text{K}$  of noise from being added to the receiver when the High Cal noise source is off.

The Low Cal signal originates in a second 35 dB ENR noise source that drives through a 6 dB pad into the main line of a second 10 dB coupler and into the -10 dB port of the first coupler. Allowing 2 dB for losses, the ENR referred to the receiver input is  $35 - 6 - 10 - 35 = -18\text{ dB}$ , which is  $4.6^\circ\text{K}$ . The Low Cal control line must supply +28 volts at 4 to 10 mA. The temperature and voltage characteristics of the noise sources are specified by the manufacturer, Microwave Semiconductor Corporation, as  $\leq 0.01\text{ dB}/^\circ\text{C}$  and  $\leq 0.1\text{ dB}/\%$ .

Note from C53206K001 that the High Cal circuitry is optional. A few VLA and VLBA F106s have High Cal noise sources.

The post amplifier is a three-stage Mitec AMF-3B-8088 that has a  $27 \pm \text{dB}$  gain,  $< 4\text{ dB}$  noise figure,  $> +10\text{ dBm}$  1 dB gain compression output power, and  $\leq 2:1$  input and output VSWR from 8.0 to 8.8 GHz.

The RF Card has a National Semiconductor LM335Z Precision Temperature Sensor to measure

---

<sup>2</sup> Excess noise temperature -  $290^\circ\text{K} \times 10^{\text{ENR}/10}$ .

the card cage temperature. The sensor output is designated 300 °K and connected to the Monitor Card for measurement by the DVM and to the Monitor and Control System on J2-5. The LM335 operates as a two-terminal zenar and has a breakdown voltage directly proportional to absolute temperature with a scaling of +10 mV/°K. Section 4 contains an LM335Z data sheet.

## 2.10 Dewar DC Interface Description

DC wiring connections to the dewar circuitry are made through the DC Feedthrough. Wire list A53206W001 does not include the wiring between the card cage J3 and the DC Feedthrough. This wiring is shown on C53206K002, the 8.4 GHz Front-End Block Diagram.

The dewar DC Feedthrough is a hermetically-sealed interface panel that uses RFI feedthrough terminals soldered into a brass plate attached to the dewar inspection cover. Feedthrough terminal designations are shown on the artwork of a printed circuit board installed on the outside of the feedthrough. These designations are those used in C53206K002. Figure 5 below shows the PC board terminal designations.

Sixteen FET drain and gate bias lines pass through the DC Feedthrough and are connected to the dewar amplifiers via two small 7-pin, Micro-Tech connectors. The FET source lines are connected to dewar ground. Since the emphasis of this report is the card cage circuitry, for simplicity, these connectors are not shown on the 8.4 GHz Front-End Block Diagram, C53206K002.

The 15 °K stage temperature sensor diode (TSA) is connected to terminals A+ and A-. The diode anode is connected to A+ and the cathode to A-. Similarly, the 50 °K stage temperature sensor diode (TSB) anode and cathode are connected to terminals B+ and B-.

Quality Ground is an analog ground reference that does not carry power currents. This reference is supplied to the Monitor Panel DVM and to the control interface via J2-13. The Quality Ground is connected to chassis ground at GL2.

Dewar Ground on J3-21 is connected to GL6. See the Quality Ground note on C53206K002.

As shown on C53206K002, the dewar LEDs circuit consists of two series strings, each consisting of three LEDs and a 300  $\Omega$  limiting resistor. The bottom of the strings are connected to dewar ground and the tops are connected to terminal X1. Terminal X2 is not used. Terminal X1 is connected to pin T on the Monitor Card, the LED monitor input for the DVM.

A 510  $\Omega$  limiting resistor is connected between pin T and Pin X. Pin X is not connected to any Monitor Card circuitry and simply serves as a convenient mounting terminal for the resistor. Pin X is jumpered to Pin 2 and B, the +15 volt bus. This resistor is shown in Figure 1. The typical F106 LED monitor voltage is +5.5 volts but it can range between +5 to +8 volts. If one of the LED strings opens, the LED monitor voltage is +11 volts and if both open, the monitor readout is +15 volts. This value can be read on the DVM but will be full-scale in the Monitor and Control system readout because it exceeds the working range of the Standard Interface Board's A/D converter in F117.

The dewar heater AC power is connected to terminals H1 and H2. Inside the dewar, these terminals are connected to the 750  $\Omega$ , 75 watt, 240 volt heater.




Figure 5 DC Feedthrough

## 2.11 AC Circuitry Description

The dewar's cryogenic functions are powered by two-phase, 150 volts AC power. Figure 6 on the next page shows the Front-End's AC wiring. Because the F106 AC power is peculiar to the refrigerator's requirements, it does not have an internal DC power supply for the card cage circuitry. DC + and - 15 volt power is provided by the control interface via J5. This DC power is described in Section 2.15.

The 150 volt, two-phase power is supplied by a Model P111 power supply, which is included in the Figure 6 AC schematic.

The F106 AC power demand as a function of cryogenic state are: COOL - 0.76 amperes, STRESS - 0.79 amperes, HEAT - 0.20 amperes. The AC-powered components demands are: Refrigerator motor - 0.76 amperes, Vacuum solenoid<sup>3</sup> - 0.25 amperes, Heater in HEAT state - 0.20 amperes, and Heater in STRESS state - 0.03 amperes.

An important P111 power supply output is the AC current monitor, which is a DC signal scaled at 10 amperes/volt. This is input to the Front-End on J4-1 (signal) and J4-2 (return) and the signal polarity is positive. This signal, designated ACI, is connected to the Monitor Panel for DVM measurement and to J2-6 for readout by the Monitor and Control System.

In Figure 6, note the vacuum solenoid current limiting resistor  $R_1$ , 300  $\Omega$ , 20 watts, which is installed on the card cage side plate. This resistor is pictured in Figure 1. If the vacuum solenoid is actuated for a long time, the plate will become quite hot from the resistor's power dissipation. Also note from the AC loads listed below that a stuck vacuum solenoid will draw 0.40 amperes. The dewar heater limiter resistor  $R_2$  5 k $\Omega$ , 10 watts, is also installed on the card cage side plate. This resistor is also shown in Figure 1.


The cryogenic control equations were described in Section 2.4 and Section 2.5, (Control Card) described the implementation of the control equations. Note that the R, S, H and X contacts shown on the Front-End Wiring schematic (Figure 6) are the Control Card relay contacts.

The dewar heater is a 750  $\Omega$ , 75 watt, 240 volt Hotwatt heater installed on the 15 °K stage. Heater current is 0.20 amperes and dissipation is 30 watts. Note from the Front-End AC wiring schematic that the heater has an internal thermostat that opens at a high temperature level. This feature prevents overheating in the event of a Control Card failure.

---

<sup>3</sup> If the vacuum solenoid is powered but through a fault does not actuate, it will draw 0.40 amperes.

Figure 6 F106 AC Wiring Schematic



## 2.12 DVM Readout Values and Tolerances

The table below shows the DVM analog selector switch position Label, Function, Scaling, Normal Value and acceptable Tolerance Range.

DVM S2 Label	Function	1 volt =	Normal Value	Tolerance Range
VP	Pump Vacuum <sup>1</sup>	-----	+10.000 <sup>2</sup>	+9.950 to +10.000
VD	Dewar Vacuum <sup>1</sup>	-----	0.000	-0.200 to +0.200
15K	15 °K Stage	100 °K	+0.150	+0.100 to +0.200
50K	50 °K Stage	100 °K	+0.550	+0.400 to +0.700
300K	300 °K Station	100 °K	+2.900	+2.000 to +3.000
AC CURR	AC Current <sup>3</sup>	10 Amps	-----	-----
RF1	RCP Gate 1	1 Volt	-0.60 <sup>4</sup>	-1.00 to +1.00
RF2	RCP Gates 2+3 <sup>5</sup>	1 Volt	-0.60 <sup>4</sup>	-1.00 to +1.00
LF1	LCP Gate 1	1 Volt	-0.60 <sup>4</sup>	-1.00 to +1.00
LF2	LCP Gates 2+3 <sup>5</sup>	1 Volt	-0.60 <sup>4</sup>	-1.00 to +1.00
LED	LED Voltage	1 Volt	+5.5 <sup>6</sup>	+5.000 to +8.000
EXT	Spare Mon	1 Volt	-----	N/A

### Notes:

- 1 Nonlinear vacuum readout scale, see Figure 3.
- 2 Readout when pump manifold is at sea level atmospheric pressure.
- 3 AC current depends upon cryogenic state, see Section 2.11.
- 4 Typical value. Large changes indicate a dewar amplifier problem.
- 5 Approximate sum of Stage 2 and 3 Gate voltages.
- 6 If one LED string opens, the LED readout voltage is about +11 volts; if both strings open, the LED readout is +15 volts.

### 2.13 Monitor and Control System Readout Values

The VLBA Telescope Operator Front-End Cryogenics and Electronics displays show F106 status; Figures 7 and 8 below are similar to these displays. Figure 7 shows the calibration mode, monitored calibration current and voltage, and the three FET gate bias voltages. Figure 8 shows the commanded cryogenics mode, monitored mode, state, discretes, and selected analog monitor values.

FRONT END ELECTRONICS 2CM			
CAL MODE LOW SWITCHING			
CAL I	3.52 V	27.752	HEMT 5.25
7.5 V	7.505	GRD	0.000
LF FET#1	-0.337	RT FET#1	-0.669
LF FET#2	-0.757	RT FET#2	-1.118

Figure 7 VLBA F106 Electronics Screen

FRONT END CRYOGENICS 2CM			
CMD	COOL	MANUAL	STATE COOL
PUMP REQ	OFF	AC 1	0.41
VALVE	CLOSED	15K	17.6
PUMP VAC	9846	50K	55.7
DEWAR VAC	0	300K	298

Figure 8 VLBA F106 Cryogenics Screen

The VLBA control interface is F117. It controls F106, reads F106 discretes, and converts F106 analog signals to digital values for input to the Antenna control computer via the Monitor and Control bus.

The first VLBA Front-End screen shows that the calibration level is LOW and is SWITCHING. F117 measures some additional Front-End analog parameters: cal voltage, cal current (CAL I), the F117 +7.5 volt reference (7.5V), and F117 ground reference (GRD). The example values show a calibration current of 3.52 mA and a cal voltage of 27.752 volts. The HEMT 5.25 voltage is the LED measurement described in Section 2.10. The FET voltages are the Bias Card HEMT gate voltages described in Section 2.8.

The second Front-End screen shows that the Front-End is commanded to the COOL state, is in the MANUAL mode, and the X, C and H monitor discretes show the COOL state. The PUMP REQ(uest) is OFF and the (vacuum) VALVE is CLOSED. The 150 volt AC current load is 0.41 amperes. PUMP (VP) VAC is 9846 because the vacuum manifold is at the antenna's atmospheric pressure (see the vacuum vs. monitor voltage curve in Section 2.7). DEWAR VAC(uum) is 1  $\mu$ m. Note that this value has been converted from the voltage readout value to the corresponding vacuum level. The 15K (TA), 50K (TB), and 300K temperatures are shown degrees Kelvin. The SENS temperature (non-linear form of TA) is not shown.

The VLA F106 Front-End screens are similar to those shown above.

## **2.14 Band, Serial Number, and Modification Level Encoding**

F106 has provisions to identify its serial number, frequency band and modification level as hard-wired binary codes on the J5 connector. These codes are implemented by connecting the appropriate J5 pins to ground lugs near the connector. Grounded pins are 0's and floating pins are 1's. The control interfaces (such as F14, VLA or F117, VLBA) have pull-up resistors to +5 volts for input to TTL logic. Drawing C53206K002 shows the code bit assignments on J5.

The twelve-bit ID codes consist of four frequency band bits, six serial number bits and two modification level bits. The J5 ID code pin assignments are tabulated in Section 2.2.

The F106 band code is 05<sub>H</sub> and the associated parity bit is a 0.

## **2.15 Front-End DC power and Quality Ground**

Refer to the card cage assembly drawing D53206A005, which shows the card cage connector configurations.

The F106 card cage DC power is + and - 15 volts from J5, provided by the associated control interface (F14 in the VLA and F117 in the VLBA). The -15 volt power demand is 100 mA and the +15 volt power demand is 500 mA. The +15 volt current demand is dependent upon F106's cryogenic state. The Control and Monitor card's LS-TTL logic is powered by on-card +5 volt regulators from +15 volt inputs.

Bus-bars running through the card cage PC board connectors (including spare card slot 2) provide +15 and -15 and power from J5-2 (+15) and J5-3 (-15), respectively. Two 1N5355A 18 volt zenar diodes protect the Front-End circuitry in the event of an overvoltage failure in the power input. The bus-bar and zenar diode locations are shown in the card cage assembly drawing, D53206A005, following the Section 2.1 text. The J5-1 DC power ground is connected to GL6 and then is connected to the PC card cage ground bus. DC power distribution is shown in C53206K002.

Quality Ground is an analog ground reference that does not carry power currents. It is connected to Slot 3-E for the DVM ground reference and to J2-13 for the Monitor and Control System analog signal readouts. Quality Ground is also connected to J3-21 to serve as the Dewar Ground. See the Quality Ground string note on C53206K002.

Note that the J5 table in Section 2.2 shows that J5-13 is a ground pin. This pin is floating as is shown on the card cage wire list A53206W001, Sheet 12.

## **2.16 Card Cage Wire List**

The following pages contain the F106 card cage wire list, A53206W001.



VLBA 8.4 GHZ FRONT END

CARD CAGE

WIRING LIST

Note:

Unless noted all wire 22 AWG stranded, BOM Item 56. Noted types are:

Jacketed 3-wire 22 AWG cable; BOM Item 43.

Jacketed twisted pair 18 AWG cable; BOM Item 44.

Jacketed 3-wire 18 AWG; BOM Item 46.

Jacketed twisted pair 22 AWG; BOM Item 45

18 AWG Stranded Wire; BOM Item 58

18 AWG Solid Bus Wire; BOM Item 59

Ref: Bill Of Materials A53206B005  
Assembly Drawing D53206A005

COLOR CODE

X-NONE	N <sub>1</sub> N <sub>2</sub> N <sub>3</sub>
0-BLACK	
1-BROWN	N <sub>1</sub> -PRIMARY COLOR
2-RED	N <sub>2</sub> -1st TRACER IF SPECIFIED
3-ORANGE	N <sub>3</sub> -2nd TRACER IF SPECIFIED
4-YELLOW	
5-GREEN	
6-BLUE	
7-VIOLET	
8-GRAY	
9-WHITE	
P-PINK	
T-TAN	

GROUND LUGS

GL1, GL2, GL3, GL4, GL5, GL6- SEE D53206A005 FOR PLACEMENT.

February 18, 1986  
By: H. Dill

Dwg. No.: A53206W001  
Sheet: 1 OF 14  
Revision:B

CARD SLOT WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END  
ASS'Y: CARD CAGE  
SLOT: 1  
CARD: RF Card

DWG. NO.: A53206W001  
DATE: February 18, 1986  
BY: H. DILL  
SHEET: 2

PIN	FUNCTION	TO	COLOR	PIN	FUNCTION	TO	COLOR
A	GROUND	BUS	BUS	1	GROUND	GL1	0XX
		S1-M	0XX			BUS	
B	+15 VOLTS	BUS	BUS	2	+15 VOLTS	BUS	2XX
		J5-2	2XX			*1	
C	-15 VOLTS	BUS	BUS	3	-15 VOLTS	BUS	4XX
		J5-3	4XX			*2	
D				4			
E				5			
F				6			
H				7			
J				8			
K				9			
L				10			
M	LO CAL RET.	S1-S	0XX	11			
		S1-A					
N	LO CAL IN	J5-11	8XX	12			
P				13			
R				14			
S	HI CAL RET.	S1-M	0XX	15			
T	HI CAL IN	J5-12	8XX	16			
U				17			
V				18			
W	300K TEM MON.	S3-L	92X	19			
X				20			
Y				21			
Z	QUA. GND	J2-13	5XX	22			
		GL2					

SPECIAL INSTRUCTIONS:

\*1 WIRE 1N5355A ZENAR DIODE BETWEEN GL1 AND PIN 2 WITH BAND TOWARD PIN 2.

\*2 WIRE 1N5355A ZENAR DIODE BETWEEN GL1 AND PIN 3 WITH BAND TOWARD GL1.

^BUS^ SIGNIFIES 18 AWG SOLID BUS WIRE STRAPPED THROUGH ALL SEVEN CARD SLOT CONNECTORS.

CARD SLOT WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END  
ASS'Y: CARD CAGE  
SLOT: 2  
CARD: SPARE

DWG. NO.: A53206W001  
DATE: February 18, 1986  
BY: H. DILL  
SHEET: 3

PIN FUNCTION	TO	COLOR	PIN FUNCTION	TO	COLOR
A GROUND	BUS	BUS	1 GROUND	BUS	BUS
B +15 VOLTS	BUS	BUS	2 +15 VOLTS	BUS	BUS
C -15 VOLTS	BUS	BUS	3 -15 VOLTS	BUS	BUS
D			4		
E			5		
F			6		
H			7		
J			8		
K			9		
L			10		
M			11		
N			12		
P			13		
R			14		
S			15		
T			16		
U			17		
V			18		
W			19		
X			20		
Y			21		
Z			22		

SPECIAL INSTRUCTIONS:

# CARD SLOT WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END  
 ASS'Y: CARD CAGE  
 SLOT: 3  
 CARD: MONITOR CARD

DWG. NO.: A53206W001  
 DATE: February 18, 1986  
 BY: H. DILL  
 SHEET: 4

PIN	FUNCTION	TO	COLOR	PIN	FUNCTION	TO	COLOR
A	GROUND	BUS	BUS	1	GROUND	BUS	BUS
B	+15 VOLTS	BUS	BUS	2	+15 VOLTS	BUS	BUS
C	-15 VOLTS	S3-X BUS	2XX BUS	3	-15 VOLTS	BUS	BUS
D				4			
E	QUALITY GROUND	GL2 S4-J	5XX	5			
F	PUMP VAC MON	J2-1 S6-14	8XX	6			
H	DEWAR VAC MON	J2-2 S6-N	6XX	7			
J	15K MON (TEMP A)	J2-3 S6-D	96X	8			
K	50K MON (TEMP B)	J2-4 S6-5	95X	9			
L	300K MON	J2-5 S1-W	92X	10			
M	AC CURRENT MON	J2-6 J4-1	PXX	11			
N	RCP GATE 1 MON	J2-7 S4-7	90X	12	X-MON	J2-23	7XX
P	RCP GATE 2,3 MON	J2-8 S4-6	904	13	C-MON	J2-24	9XX
R	LCP GATE 1 MON	J2-9 S5-7	94X	14	NOT H-MON	J2-25	3XX
S	LCP GATE 2,3 MON	J2-10 S5-6	97X	15			
T	LED MON	J2-11*1 J3-22	903	16			
U	SPARE MON	J2-12	1XX	17	X-CPU	J5-6	7XX
V	*2			18	X-OUTPUT	S7-4	7XX
W	MANUAL MON	J2-22	902	19	C-CPU	J5-7	9XX
X	LED +15 VOLTS	S3-B*1	2XX	20	C-OUTPUT	S7-M	9XX
Y				21	NOT H-CPU	J5-8	3XX
Z				22	NOT H-OUTPUT	S7-L	3XX

SPECIAL INSTRUCTIONS: \*1 CONNECT R3 (510 OHM, 1/2 WATT CARBON, BOM ITEM 9) ACROSS PINS S3-T,X.  
 \*2 RESERVED LOCATION (USED IN PLACE OF PIN X ON SOME EARLY MODELS NOT RECOMMENDED FOR NEW DESIGNS.)

KEY BETWEEN 3 & 4

# CARD SLOT WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END  
 ASS'Y: CARD CAGE  
 SLOT: 4  
 CARD: RCP FET BIAS

DWG. NO.: A53206W001  
 DATE: February 18, 1986  
 BY: H. DILL  
 SHEET: 5

PIN	FUNCTION	TO	COLOR	PIN	FUNCTION	TO	COLOR
A	GROUND	BUS	BUS	1	GROUND	BUS	BUS
B	+15 VOLTS	BUS	BUS	2	+15 VOLTS	BUS	BUS
C	-15 VOLTS	BUS	BUS	3	-15 VOLTS	BUS	BUS
D	GATE 4	J3-19	7XX	4	GATE 4 MON	N.C.	
E	GATE 3	J3-17	98X	5	GATE 3 MON	S4-6	904
F	GATE 2	J3-15	4XX	6	GATE 2 MON	S3-P	904
H	GATE 1	J3-13	90X	7	GATE 1 MON	S3-N	90X
J	QUALITY GROUND	S3-E	5XX	8			
		S5-J					
K	DRAIN 4	J3-20	902	9			
L	DRAIN 3	J3-18	6XX	10			
M	DRAIN 2	J3-16	3XX	11			
N	DRAIN 1	J3-14	25X	12			
P				13			
R				14			
S				15			
T				16			
U				17			
V				18			
W				19			
X				20			
Y				21			
Z	6 VOLT CONTROL	N.C.		22			

## SPECIAL INSTRUCTIONS:

KEY BETWEEN 4 & 5

CARD SLOT WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END  
ASS'Y: CARD CAGE  
SLOT: 5  
CARD: LCP FET BIAS

DWG. NO.: A53206W001  
DATE: February 18, 1986  
BY: H. DILL  
SHEET: 6

PIN	FUNCTION	TO	COLOR	PIN	FUNCTION	TO	COLOR
A	GROUND	BUS	BUS	1	GROUND	BUS	BUS
B	+15 VOLTS	BUS	BUS	2	+15 VOLTS	BUS	BUS
C	-15 VOLTS	BUS	BUS	3	-15 VOLTS	BUS	BUS
D	GATE 4	J3-11	91X	4	GATE 4 MON	N.C.	
E	GATE 3	J3-9	9XX	5	GATE 3 MON	S5-6	97X
F	GATE 2	J3-7	97X	6	GATE 2 MON	S3-S	97X
H	GATE 1	J3-5	94X	7	GATE 1 MON	S3-R	94X
J	QUALITY GROUND	S4-J	5XX	8			
		GL6					
K	DRAIN 4	J3-12	8XX	9			
L	DRAIN 3	J3-10	PXX	10			
M	DRAIN 2	J3-8	24X	11			
N	DRAIN 1	J3-6	20X	12			
P				13			
R				14			
S				15			
T				16			
U				17			
V				18			
W				19			
X				20			
Y				21			
Z	6 VOLT CONTROL	N.C.		22			

SPECIAL INSTRUCTIONS:

KEY BETWEEN 4 & 5

# CARD SLOT WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END  
 ASS'Y: CARD CAGE  
 SLOT: 6  
 CARD: SENSOR CARD

DWG. NO.: A53206W001  
 DATE: February 18, 1986  
 BY: H. DILL  
 SHEET: 7

PIN FUNCTION	TO	COLOR	PIN FUNCTION	TO	COLOR
A GROUND	BUS	BUS	1 GROUND	BUS	BUS
B +15 VOLTS	BUS	BUS	2 +15 VOLTS	BUS	BUS
C -15 VOLTS	BUS	BUS	3 -15 VOLTS	BUS	BUS
D A MON OUT (15K)	S3-J	96X	4 TEMP SENSOR A	J3-2	96X
E SENSOR A RTN	S7-D				
	J3-1	93X	5 B MON OUT (50K)	S3-K	95X
F SENSOR B RTN	S6-F				
	J3-3	92X	6		
H SENSOR B	S6-E				
	J3-4	95X	7		
J VAC TUBE DWR-1	P16-3	2XX*1	8		
K VAC TUBE DWR-2	P16-5	0XX*1	9		
L VAC TUBE DWR-3	P16-7	5XX*1	10		
M VAC DWR LOCAL MON	N.C.		11		
N VAC DWR MON	S3-H	6XX	12		
	S7-E				
P			13		
R			14 VAC PUMP MON	S3-F	8XX
				S7-F	
S TEMP A NLIN	J2-14	906	15 TEMP A NLIN	NC	
T TEMP B NLIN	NC		16 TEMP B NLIN	NC	
U			17 VAC TUBE PUMP-3	P15-7	5XX*2
V			18		
W			19		
X			20		
Y			21 VAC TUBE PUMP-1	P15-3	2XX*2
Z			22 VAC TUBE PUMP-2	P15-5	0XX*2

## SPECIAL INSTRUCTIONS:

\*1 AND \*2 - USE THREE CONDUCTOR JACKETED CABLE; BOM ITEM 43.  
 TERMINATE EACH AS SPECIFIED BY D53206A005.  
 KEY BETWEEN 5 & 6

# CARD SLOT WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END  
 ASS'Y: CARD CAGE  
 SLOT: 7  
 CARD: CONTROL CARD

DWG. NO.: A53206W001  
 DATE: February 18, 1986  
 BY: H. DILL  
 SHEET: 8

PIN	FUNCTION	TO	COLOR	PIN	FUNCTION	TO	COLOR
A	GROUND	BUS	BUS	1	GROUND	BUS	BUS
B	+15 VOLTS	BUS	BUS	2	+15 VOLTS	BUS	BUS
C	-15 VOLTS	BUS	BUS	3	-15 VOLTS	BUS	BUS
D	TEMP A MON IN	S6-D	96X	4	X EVAC CONTROL	S3-18	7XX
E	VAC DWR MON IN	S6-N	6XX	5			
F	VAC PUMP MON IN	S6-14	8XX	6			
H				7			
J	S-SOL MON OUT	J2-20	98X	8			
K	P-PUMP REQ OUT	J2-21	91X	9			
L	NOT H-NO HEAT CTRL	J4-3 S3-22	3XX	10			
M	C-COOL CONTROL	S3-20	9XX	11			
N				12			
P				13			
R				14	SOLENOID RTN	R1-2	9XX*
S	SOLENOID SUPPLY	P14-1	0XX*2	15			
T				16	RESISTOR LOAD	R2-1	0XX
U	150VAC IN, PHASE 2	J1-1	2XX*1	17			
V	150VAC REFR, PHA 2	P12-1	2XX*3	18	LOAD HEATER RTN	R2-2	TXX
W	DEWAR HEATER	J3-24	1XX*5	19	DEWAR HEATER RTN	J3-25	TXX
X	150VAC IN, PHASE 1	J1-3	0XX*1	20	150VAC RTN IN	J1-2	9XX*1
Y	150VAC REFR, PHA 1	P12-3 P13-1	0XX*3 0XX*4	21	REFR RTN	P12-2 P13-2	9XX*3 9XX*4
Z				22			

## SPECIAL INSTRUCTIONS: KEY BETWEEN 6 & 7.

\*1 - USE 18 AWG STRANDED WIRE. TWIST S7-U,X,20.

\*2 - USE TWO CONDUCTOR JACKETED CABLE; BOM ITEM 44. CONNECT RED CONDUCTOR (FROM END IN CARD CAGE) TO R1-1. OPPOSITE END TERMINATED IN P14-2.

\*3 - USE THREE CONDUCTOR JACKETED CABLE; BOM ITEM 46. OPPOSITE END TERMINATED IN P12.

\*4 - USE JACKETED 22 AWG TWISTED PAIR; BOM ITEM 45. OPPOSITE END TERMINATED IN P13.



# 25 PIN D-CONNECTOR WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END	DWG. NO.: A53206W001
ASS'Y: CARD CAGE	DATE: February 18, 1986
TYPE: BULKHEAD	BY: H. DILL
SEX: FEMALE (SOCKET)	SHEET: 9
FUNC'T: FRONT END MONITOR	DESIGNATION: J2

PIN	FUNCTION	TO	COLOR	PIN	FUNCTION	TO	COLOR
1	VAC PUMP MONITOR	S3-F	8XX	14	TEMP A NLIN	S6-S	906
2	VAC DEWAR MONITOR	S3-H	6XX	15			
3	15K MON (TEMP A)	S3-J	96X	16			
4	50K MON (TEMP B)	S3-K	95X	17			
5	300K MON (AMBIENT)	S3-L	92X	18			
6	AC CURRENT MONITOR	S3-M	PXX	19			
7	RCP GATE 1 MON	S3-N	90X	20	S-SOL MON	S7-J	98X
8	RCP GATE 2,3 MON	S3-P	904	21	P-PUMP REQUEST	S7-K	91X
9	LCP GATE 1 MON	S3-R	94X	22	MANUAL MON	S3-W	902
10	LCP GATE 2,3 MON	S3-S	97X	23	X-MON	S3-12	7XX
11	LED MON	S3-T	903	24	C-MON	S3-13	9XX
12	SPARE MON	S3-U	1XX	25	NOT H-MON	S3-14	3XX
13	QUALITY GROUND	GL2	5XX				

## SPECIAL INSTRUCTIONS:

ORIENT CONNECTOR WITH SOCKETS 14-25 CLOSEST TO WIRING EDGE OF FRONT PANEL.  
(SEE D53206A005)

## 25 PIN D-CONNECTOR WIRING LIST

SYSTEM: VLBA 8.4 GHZ FRONT END

DWG. NO.: A53206W001

ASS'Y: CARD CAGE

DATE: February 18, 1986

TYPE: BULKHEAD

BY: H. DILL

SEX: MALE PINS

SHEET: 12

FUNC'T: DC POWER AND CONTROL

DESIGNATION: J5

PIN	FUNCTION	TO	COLOR	PIN	FUNCTION	TO	COLOR
1	GROUND	GL6	0XX	14	ID F0	*1	0XX
2	+15 VOLT SUPPLY	S1-B	2XX	15	F1	*1	0XX
3	-15 VOLT SUPPLY	S1-C	4XX	16	F2	*1	0XX
4				17	F3	*1	0XX
5				18	ID SN0	*2	0XX
6	X (EVAC CONTROL)	S3-17	7XX	19	SN1	*2	0XX
7	C (COOL CONTROL)	S3-19	9XX	20	SN2	*2	0XX
8	H (NO HEAT CTRL)	S3-21	3XX	21	SN3	*2	0XX
9	NOT PARITY (EVEN)	*4	0XX	22	ID SN4	*2	0XX
10				23	SN5	*2	0XX
11	CAL CONTROL	S1-N	8XX	24	MOD0	*3	0XX
12	HIGH CAL CONTROL	S1-T	8XX	25	MOD1	*3	0XX
13							

### SPECIAL INSTRUCTIONS:

\*1 - FREQUENCY CODE WILL BE WIRED BY GROUNDING APPROPRIATE BITS, F0-F3, TO GL3 TO READ THE PROPER CODES.

\*2 - THE UNIT SERIAL NUMBER CODE WILL BE WIRED BY GROUNDING APPROPRIATE BITS, SN0-SN5, TO GL5 TO READ THE PROPER SERIAL NUMBER.

\*3 - MODIFICATIONS WILL BE CODED BY GROUNDING APPROPRIATE BITS, MOD0-MOD1, TO GL4.

\*4 - NOT PARITY WILL BE GROUNDED TO ENSURE EVEN PARITY OF THE FREQUENCY CODE.

NOTE- THE FREQUENCY CODE, SERIAL NUMBER, MOD CODE AND PARITY BITS WILL BE WIRED IN UPON THE FINISHED ASSEMBLY OF THE COMPLETE FRONT END. THESE WILL BE MADE UP OF GROUND LUGS WITH THE PROPER NUMBER OF WIRES AND PINS.

ORIENT CONNECTOR WITH PINS 14-25 CLOSEST TO THE WIRING EDGE OF THE FRONT PANEL.  
(SEE D53206A005)





Fig. 1.3-2. Front-end AC wiring. Note that the dewar AC cable can be unplugged from J3 and plugged into the refrigerator to keep the system cold while servicing the control card.

REV.	DATE	DRAWN BY	APPROVED BY	DESCRIPTION
A	10-87	GM		ADDED J17



— FRONT OF CARD CAGE

\* NOTE: J17 IS REQUIRED ON 23 GHz ONLY.

#	DESCRIPTION	CONN.	BOM* ITEM	MATING CONN.
J1	AC POWER TO F.E.	DEUTSCH 3P	16,	P1
J2	MONITOR FROM F.E.	25 RECP	9,52	P2
J3	MONITOR FROM DEWAR	25 RECP	9,52	P3
J4	AUX. MONITOR TO F.E.	9 RECP	18,52	P4
J5	DC POWER & CONTROL BITS	25 PLUG	8,51	P5
J6	RCP OUT	TYPE N	10	P6
J7	LCP OUT	TYPE N	10	P7
J8	CAL IN	TYPE N	10	P8
J9	RCP DEWAR	SMA	—	P9
J10	LCP DEWAR	SMA	—	P10
J11	CAL DEWAR	SMA	—	P11
J12	AC POWER REFR.	DEUTSCH 35	37	P12
J13	ELAPSED TIME INDICATOR	MOLEX	35,54	P13
J14	SOLENOID	MOLEX	35,36	P14
J15	V PUMP	OCTAL	33	P15
J16	V DEWAR	OCTAL	33	P16
J17	LO	TYPE N	10	P17

\* REF: BOM A53206B005 (8.4-15GHz)  
BOM A53209B004 (23 GHz)

**MASTER**

NATIONAL RADIO ASTRONOMY OBSERVATORY	PROJECT	FRONT ENDS	TITLE	DEWAR INPUTS	
		SHEET NUMBER 14		DRAWING NUMBER A53206W001	REV A

### 3.0 RELEVANT NRAO DRAWINGS

Title:                      Number:                      Notes:

8.4 GHz FE Block Diagram C53206K002

System Block Diagram            C53206K001  
Front-End Assembly            D53206A001  
Front-End BOM            A53206B001

Card Cage Assembly            D53206A005  
Card Cage BOM            A53206B005  
Card Cage Wire List            A53206W001

RF Card Assembly            D53206A010  
RF Card BOM            A53206B010  
RF Card Block Diagram            B53206S001

Sensor Card Schematic            D53200S002  
Sensor Card Assembly            D53200A003  
Sensor Card BOM

No BOM, parts are on the assembly drawing.

Control Card Schematic            D53200S002  
Control Card Assembly            D53200A004  
Control Card BOM            A53200B004

Monitor Card Schematic            C53200S005  
Monitor Card Assembly            D53200A006  
Monitor Card BOM            A53200B006

FET Bias Card Schematic            D53200S001  
FET Bias Card Assembly            D53200S002  
FET Bias Card BOM            A53200B002



## Electrical Characteristics (Continued)

PARAMETER	CONDITIONS	LM139A		LM239A, LM339A		LM139		LM239, LM339		LM2901		LM3302		UNITS
		MIN	TYP	MIN	TYP	MIN	TYP	MIN	TYP	MIN	TYP	MIN	TYP	
Input Offset Voltage	(Note 9)													mVDC
Input Offset Current	$I_{IN}(+) - I_{IN}(-)$		4.0		4.0		9.0		9.0		9		40	nADC
Input Bias Current	$I_{IN}(+) \text{ or } I_{IN}(-) \text{ with Output in Linear Range}$		$\pm 100$		$\pm 150$		$\pm 100$		$\pm 150$		50		200	nADC
Input Common-Mode Voltage Range			300		400		300		400		200		500	nADC
Saturation Voltage	$V_{IN}(+) \geq 1 \text{ VDC}; V_{IN}(-) = 0; I_{SINK} \leq 4 \text{ mA}$	0	$V^- - 2.0$	0	$V^- - 2.0$	0	$V^- - 2.0$	0	$V^- - 2.0$	0	$V^- - 2.0$	0	$V^- - 2.0$	VDC
Input Leakage Current	$V_{IN}(+) \geq 1 \text{ VDC}; V_{IN}(-) = 0; V_O = 30 \text{ VDC}$		700		700		700		700		400		700	mVDC
Differential Input Voltage	Keep all $V_{IN}$ 's $\geq 0 \text{ VDC}$ (or $V^-$ if used). (Note 8)		1.0		1.0		1.0		1.0		1.0		1.0	$\mu\text{ADC}$
			36		36		36		36	0	36		28	VDC

Note 1: For operating at high temperatures, the LM239/LM339A, LM2901, LM3302 must be derated based on a  $125^\circ\text{C}$  maximum junction temperature and a thermal resistance of  $175^\circ\text{C/W}$  which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM239 and LM139 must be derated based on a  $150^\circ\text{C}$  maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the output keeps the chip dissipation very small ( $P_D \leq 100 \text{ mW}$ ), provided the output transistors are allowed to saturate.

Note 2: Short circuits from the output to  $V^+$  can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of  $V^+$ .

Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the  $V^-$  voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than  $-0.3 \text{ VDC}$  (at  $25^\circ\text{C}$ ).

Note 4: These specifications apply for  $V^+ = 5 \text{ VDC}$  and  $-65^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise stated. With the LM239/LM339A, all temperature specifications are limited to  $-25^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ , the LM239/LM339A temperature specifications are limited to  $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$ , and the LM2901, LM3302 temperature range is  $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ .

Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.




Note 6: The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than  $0.3 \text{ V}$ . The upper end of the common-mode voltage range is  $V^+ - 1.5 \text{ V}$ , but either or both inputs can go to  $+30 \text{ VDC}$  without damage (25V for LM3302).

Note 7: The response time specified is a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance characteristics section.


Note 8: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than  $-0.3 \text{ VDC}$  (or  $0.3 \text{ VDC}$  below the magnitude of the negative power supply, if used) (at  $25^\circ\text{C}$ ).

Note 9: At output switch point,  $V_O \approx 1.4 \text{ VDC}$ ,  $R_S = 0.1$  with  $V^+$  from  $5 \text{ VDC}$  and over the full input common-mode range ( $0 \text{ VDC}$  to  $V^+ - 1.5 \text{ VDC}$ ).

## Typical Performance Characteristics LM139/LM239/LM339, LM139A/LM239A/LM339A, LM3302



## Typical Performance Characteristics LM2901





## Voltage Comparators

### LM139/239/339, LM139A/239A/339A, LM2901, LM3302 Low Power Low Offset Voltage Quad Comparators General Description

The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic—where the low power drain of the LM339 is a distinct advantage over standard comparators.

#### Advantages



- High precision comparators
- Reduced  $V_{OS}$  drift over temperature

- Eliminates need for dual supplies
- Allows sensing near gnd
- Compatible with all forms of logic
- Power drain suitable for battery operation

#### Features

- Wide single supply voltage range or dual supplies  
LM139 series, 2 VDC to 36 VDC or  
LM139A series, LM2901  $\pm 1$  VDC to  $\pm 18$  VDC  
LM3302 2 VDC to 28 VDC  
or  $\pm 1$  VDC to  $\pm 14$  VDC
- Very low supply current drain (0.8 mA) — independent of supply voltage (2 mW/comparator at +5 VDC)
- Low input biasing current 25 nA
- Low input offset current  $\pm 5$  nA  
and offset voltage  $\pm 3$  mV
- Input common-mode voltage range includes gnd
- Differential input voltage range equal to the power supply voltage
- Low output 250 mV at 4 mA saturation voltage
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems


#### Schematic and Connection Diagrams




Order Number LM139J, LM139AJ,  
LM239J, LM239AJ, LM339J,  
LM339AJ, LM2901J or LM3302J  
See NS Package J14A

Order Number LM339N, LM339AN,  
LM2901N or LM3302N  
See NS Package N14A


#### Typical Applications ( $V^+ = 5.0$ VDC)



Basic Comparator



Driving CMOS



Driving TTL

#### Absolute Maximum Ratings


	LM139/LM239/LM339 LM139A/LM239A/LM339A LM2901	LM3302
Supply Voltage, $V^+$	36 VDC or $\pm 18$ VDC	28 VDC or $\pm 14$ VDC
Differential Input Voltage	36 VDC	28 VDC
Input Voltage	-0.3 VDC to +36 VDC	-0.3 VDC to +28 VDC
Power Dissipation (Note 1)	570 mW	570 mW
Modded DIP	900 mW	
Flat Pack	800 mW	
Output Short-Circuit to GND, (Note 2)	Continuous	Continuous
Input Current ( $V_{IN} < -0.3$ VDC), (Note 3)	50 mA	50 mA
Operating Temperature Range	0°C to +70°C -25°C to +85°C -40°C to +85°C -55°C to +125°C -65°C to +150°C 300°C	-40°C to +85°C -65°C to +150°C 300°C
Storage Temperature Range		
Lead Temperature (Soldering, 10 seconds)		

#### Electrical Characteristics ( $V^+ = 5$ VDC, Note 4)


PARAMETER	CONDITIONS	LM139A	LM239A, LM339A	LM139	LM239, LM339	LM2901	LM3302	UNITS
Input Offset Voltage	$T_A = 25^\circ\text{C}$ , (Note 5)	MIN TYP MAX	MIN TYP MAX	MIN TYP MAX	MIN TYP MAX	MIN TYP MAX	MIN TYP MAX	mVDC
Input Bias Current	$I_{IN(+)} \text{ or } I_{IN(-)}$ with Output in Linear Range, $T_A = 25^\circ\text{C}$ , (Note 5)	25	100	25	250	25	250	nADC
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$ , $T_A = 25^\circ\text{C}$	$\pm 3.0$	$\pm 25$	$\pm 3.0$	$\pm 25$	$\pm 5$	$\pm 50$	nADC
Input Common-Mode Voltage Range	$T_A = 25^\circ\text{C}$ , (Note 6)	0	$V^+ - 1.5$	0	$V^+ - 1.5$	0	$V^+ - 1.5$	VDC
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25^\circ\text{C}$ $R_L = \infty$ , $V^+ = 30$ V, $T_A = 25^\circ\text{C}$ $R_L \geq 15$ k $\Omega$ , $V^+ = 15$ VDC (To Support Large $V_{OS}$ Swing), $T_A = 25^\circ\text{C}$	0.8	2.0	0.8	2.0	0.8	2.0	mADC
Voltage Gain	$V_{IN} = \text{TTL Logic Swing}$ , $V_{REF} = 1.4$ VDC, $V_{RL} = 5$ VDC, $R_L = 5.1$ k $\Omega$ , $T_A = 25^\circ\text{C}$ $V_{RL} = 5$ VDC, $R_L = 5.1$ k $\Omega$ , $T_A = 25^\circ\text{C}$ , (Note 7)	50	200	50	200	25	100	V/mV
Large Signal Response Time	$V_{IN} = \text{TTL Logic Swing}$ , $V_{REF} = 1.4$ VDC, $V_{RL} = 5$ VDC, $R_L = 5.1$ k $\Omega$ , $T_A = 25^\circ\text{C}$	300	300	300	300	300	300	ns
Response Time	$V_{IN} = 1$ VDC, $V_{IN(+)} = 0$ , $V_{O} \leq 1.5$ VDC, $T_A = 25^\circ\text{C}$	6.0	16	6.0	16	6.0	16	$\mu$ s
Output Sink Current	$V_{IN} = 1$ VDC, $V_{IN(+)} = 0$ , $I_{SINK} \leq 4$ mA, $T_A = 25^\circ\text{C}$	250	400	250	400	250	400	mADC
Saturation Voltage	$V_{IN} = 1$ VDC, $V_{IN(+)} = 0$ , $V_{O} = 5$ VDC, $T_A = 25^\circ\text{C}$	0.1	0.1	0.1	0.1	0.1	0.1	mVDC
Output Leakage Current		0.1	0.1	0.1	0.1	0.1	0.1	nADC




The AD581 can be easily connected with power pnp or power darlington pnp devices to provide much greater output current capability. The circuit shown in Figure 9 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The 0.1 $\mu$ F capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.



**CONNECTION FOR REDUCED PRIMARY SUPPLY**  
While line regulation is specified down to 13 volts, the typical AD581 will work as specified down to 12 volts or below. The current sink capability allows even lower supply voltage capability such as operation from 12V  $\pm 5\%$  as shown in Figure 10. The 560 $\Omega$  resistor reduces the current supplied by the AD581 to a manageable level at full 5mA load. Note that the other bandgap references, without current sink capability, may be damaged by use in this circuit configuration.




**THE AD581 AS A CURRENT LIMITER**  
The AD581 represents an alternative to current limiter diodes which require factory selection to achieve a desired current. This approach often results in temperature coefficients of  $1\%/^{\circ}\text{C}$ . The AD581 approach is not limited to a defined set current limit; it can be programmed from 0.75 to 5mA with the insertion of a single external resistor. Of course, the minimum voltage required to drive the connection is 13 volts. The AD580, which is a 2.5 volt reference, can be used in this type of circuit with compliance voltage down to 4.5 volts.



The AD581 can also be used in a two-terminal "Zener" mode to provide a precision -10.00 volt reference. As shown in Figure 13, the  $V_{IN}$  and  $V_{OUT}$  terminals are connected together to the high supply (in this case, ground). The ground pin is connected through a resistor to the negative supply. The output is now taken from the ground pin instead of  $V_{OUT}$ . With 1mA flowing through the AD581 in this mode, a typical unit will show a 2mV increase in output level over that produced in the three-terminal mode. Note also that the effective output impedance in this connection increases from 0.2 $\Omega$  typical to 2 ohms. It is essential to arrange the output load and the supply resistor,  $R_S$ , so that the net current through the AD581 is always between 1 and 5mA. The temperature characteristics and long-term stability of the device will be essentially the same as that of a unit used in the standard three-terminal mode. The operating temperature range is limited to -55°C to +85°C.

The AD581 can also be used in a two-terminal mode to develop a positive reference.  $V_{IN}$  and  $V_{OUT}$  are tied together and to the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the negative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 10.5 volts. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD581 always remains within its regulating range of 1 to 5mA.




## TYPES SN55452B, SN75452B

A	B	Y
L	L	H (off state)
L	H	H (off state)
H	L	H (off state)
H	H	L (on state)

[illegible]

PARAMETER	TEST CONDITIONS	SN5452B			SN7452B			UNIT
		MIN	TYP†	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub> High-level input voltage		2			2			V
V <sub>IL</sub> Low-level input voltage				0.8			0.8	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA	-1.2		-1.5	-1.2		-1.5	V
I <sub>OH</sub> High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 30 V			300			100	μA
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 100 mA	0.25		0.5	0.25		0.4	V
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 300 mA			0.5			0.7	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40			40	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1.1		-1.6	-1.1		-1.6	mA
I <sub>CCH</sub> Supply current, outputs high	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V		11	14		11	14	mA
I <sub>CCL</sub> Supply current, outputs low	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5V		56	71		56	71	mA

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output	$I_O \approx 200 \text{ mA}$ , $C_L = 15 \text{ pF}$ , $R_L = 50 \Omega$ , See Figure 3		26	36	ns	
$t_{PHL}$	Propagation delay time, high-to-low-level output			24	35	ns	
$t_{TLH}$	Transition time, low-to-high-level output			5	8	ns	
$t_{THL}$	Transition time, high-to-low-level output			7	12	ns	
$V_{OH}$	High-level output voltage after switching	$V_S = 20 \text{ V}$ , See Figure 4	$I_O \approx 300 \text{ mA}$ , See Figure 4	$V_S - 0.5$			mV



## VOLTAGE VARIATION vs. TEMPERATURE

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., 10ppm/°C. However, because of non-linearities in temperature characteristics, which originated in standard Zener references (such as "S" type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3, 5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristic of the AD581 consistently follows the S-curve shown in Figure 4. Five-point measurement of each device guarantees the error band over the -55°C to +125°C range; three-point measurement guarantees the error band from 0 to +70°C.

The error band which is guaranteed with the AD581 is the maximum deviation from the initial value at +25°C; this error band is of more use to a designer than one which simply guarantees the maximum total change over the entire range (i.e., in the latter definition, all of the changes could occur in the positive direction). Thus, with a given grade of the AD581, the designer can easily determine the maximum total error from initial tolerance plus temperature variation (e.g., for the AD581T, the initial tolerance is  $\pm 10\text{mV}$ , the temperature error band is  $\pm 15\text{mV}$ , thus the unit is guaranteed to be 10.000 volts  $\pm 25\text{mV}$  from -55°C to +125°C).




Figure 4. Typical Temperature Characteristic

## OUTPUT CURRENT CHARACTERISTICS

The AD581 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output current characteristics of the device are shown in Figure 5. Source current is displayed as negative current in the figure; sink current is displayed as positive current in the figure.




Figure 5. AD581 Output Voltage vs. Sink and Source Current

rent is positive. Note that the short circuit current (i.e., zero volts output) is about 28mA; when shorted to +15 volts, the sink current goes to about 20mA.

## DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 6 displays the turn-on characteristic of the AD581. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within  $\pm 1\text{mV}$  is about 180 $\mu\text{s}$ , and there is no long thermal tail appearing after the point.




Figure 6. Output Settling Characteristic




Figure 7. Spectral Noise Density and Total rms Noise vs. Frequency




Figure 8. Quiescent Current vs. Temperature

## Applying the AD581

### APPLYING THE AD581

The AD581 is easy to use in virtually all precision reference applications. The three terminals are simply primary supply, ground, and output, with the case grounded. No external components are required even for high precision applications; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD581 requires less than 1mA quiescent current from an operating supply range of 12 to 30 volts.




Figure 1. AD581 Pin Configuration (Top View)

An external fine trim may be desired to set the output level to exactly 10.000 volts within less than a millivolt (calibrated to a main system reference). System calibration may also require a reference slightly different from 10.00 volts. In either case, the optional trim circuit shown in Figure 2 can offset the output by up to  $\pm 30\text{mV}$  (with the 22 $\Omega$  resistor), if needed, with minimal effect on other device characteristics.




Figure 2. Optional Fine Trim Configuration




Figure 3. Simplified Schematic




## High Precision 10V IC Reference

### AD581\*

#### FEATURES

- Laser-Trimmed to High Accuracy:  
10.000 Volts  $\pm 5\text{mV}$  (L and U)
- Trimmed Temperature Coefficient:  
5ppm/ $^{\circ}\text{C}$  max, 0 to  $+70^{\circ}\text{C}$  (L)  
10ppm/ $^{\circ}\text{C}$  max,  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (U)
- Excellent Long-Term Stability:  
25ppm/1000 hrs. (Noncumulative)
- Negative 10 Volt Reference Capability
- Low Quiescent Current: 1.0mA max
- 10mA Current Output Capability
- 3-Terminal TO-5 Package

#### AD581 FUNCTIONAL BLOCK DIAGRAM



TO-5  
BOTTOM VIEW

#### PRODUCT DESCRIPTION

The AD581 is a three-terminal, temperature compensated, monolithic band-gap voltage reference which provides a precise 10.00 volt output from an unregulated input level from 12 to 30 volts. Laser Wafer Trimming (LWT) is used to trim both the initial error at  $+25^{\circ}\text{C}$  as well as the temperature coefficient, which results in high precision performance previously available only in expensive hybrids or oven-regulated modules. The 5mV initial error tolerance and 5ppm/ $^{\circ}\text{C}$  guaranteed temperature coefficient of the AD581L represent the best performance combination available in a monolithic voltage reference.

The band-gap circuit design used in the AD581 offers several advantages over classical Zener breakdown diode techniques. Most important, no external components are required to achieve full accuracy and stability of significance to low power systems. In addition, total supply current to the device, including the output buffer amplifier (which can supply up to 10mA) is typically 750 $\mu\text{A}$ . The long-term stability of the band-gap design is equivalent or superior to selected Zener reference diodes.

The AD581 is recommended for use as a reference for 8-, 10- or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD581J, K, and L are specified for operation from 0 to  $+70^{\circ}\text{C}$ ; the AD581S, T, and U are specified for the  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  range. All grades are packaged in a hermetically-sealed three-terminal TO-5 metal can.

\*Covered by Patent Nos. 3,887,863; RE 30,586

#### PRODUCT HIGHLIGHTS

1. Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature without the use of external components. The AD581L has a maximum deviation from 10.000 volts of  $\pm 7.25\text{mV}$  from 0 to  $+70^{\circ}\text{C}$ , while the AD581U guarantees  $\pm 15\text{mV}$  maximum total error without external trims from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .
2. Since the laser trimming is done on the wafer prior to separation into individual chips, the AD581 will be extremely valuable to hybrid designers for its ease of use, lack of required external trims, and inherent high performance.
3. The AD581 can also be operated in a two-terminal "Zener" mode to provide a precision negative 10 volt reference with just one external resistor to the unregulated supply. The performance in this mode is nearly equal to that of the standard three-terminal configuration.
4. Advanced circuit design using the band-gap concept allows the AD581 to give full performance with an unregulated input voltage down to 13 volts. With an external resistor, the device will operate with a supply as low as 11.4 volts.

## SPECIFICATIONS (@ $V_{IN} = +15\text{V}$ and $25^{\circ}\text{C}$ )

Model	AD581J			AD581K			AD581L			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE TOLERANCE (Error from nominal 10.000V output)			$\pm 30$			$\pm 10$			$\pm 5$	mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from $+25^{\circ}\text{C}$ Value, $T_{min}$ to $T_{max}$ (Temperature Coefficient)			$\pm 13.5$			$\pm 6.75$			$\pm 2.25$	mV
			30			15			5	ppm/ $^{\circ}\text{C}$
LINE REGULATION $15\text{V} \leq V_{IN} \leq 30\text{V}$			3.0 (0.002)			3.0 (0.002)			3.0 (0.002)	mV
			1.0 (0.005)			1.0 (0.005)			1.0 (0.005)	%V
										%V
LOAD REGULATION $0 \leq I_{OUT} \leq 5\text{mA}$		200	500		200	500		200	500	$\mu\text{V/mA}$
QUIESCENT CURRENT		0.75	1.0		0.75	1.0		0.75	1.0	mA
TURN-ON SETTLING TIME TO 0.1%		200			200			200		$\mu\text{s}$
NOISE (0.1 to 10Hz)		50			50			50		$\mu\text{V/p-p}$
LONG-TERM STABILITY		25			25			25		ppm/1000 hrs.
SHORT-CIRCUIT CURRENT		30			30			30		mA
OUTPUT CURRENT Source @ $+25^{\circ}\text{C}$ Source $T_{min}$ to $T_{max}$ Sink $T_{min}$ to $T_{max}$ Sink $-55^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	10 5 5 5			10 5 5 5			10 5 5 5			mA mA mA mA
TEMPERATURE RANGE Specified Operating	0 -65		+70 +150	0 -65		+70 +150	0 -65		+70 +150	$^{\circ}\text{C}$ $^{\circ}\text{C}$
PACKAGE OPTION <sup>1</sup> TO-5 (H-018)		AD581JH			AD581KH			AD581LH		

Model	AD581S			AD581T			AD581U			Units
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
OUTPUT VOLTAGE TOLERANCE (Error from nominal 10.000V output)			$\pm 30$			$\pm 10$			$\pm 5$	mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from $+25^{\circ}\text{C}$ Value, $T_{min}$ to $T_{max}$ (Temperature Coefficient)			$\pm 30$			$\pm 15$			$\pm 10$	mV
			30			15			10	ppm/ $^{\circ}\text{C}$
LINE REGULATION $15\text{V} \leq V_{IN} \leq 30\text{V}$			3.0 (0.002)			3.0 (0.002)			3.0 (0.002)	mV
			1.0 (0.005)			1.0 (0.005)			1.0 (0.005)	%V
										%V
LOAD REGULATION $0 \leq I_{OUT} \leq 5\text{mA}$		200	500		200	500		200	500	$\mu\text{V/mA}$
QUIESCENT CURRENT		0.75	1.0		0.75	1.0		0.75	1.0	mA
TURN-ON SETTLING TIME TO 0.1%		200			200			200		$\mu\text{s}$
NOISE (0.1 to 10Hz)		50			50			50		$\mu\text{V/p-p}$
LONG-TERM STABILITY		25			25			25		ppm/1000 hrs.
SHORT-CIRCUIT CURRENT		30			30			30		mA
OUTPUT CURRENT Source @ $+25^{\circ}\text{C}$ Source $T_{min}$ to $T_{max}$ Sink $T_{min}$ to $T_{max}$ Sink $-55^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	10 5 200 5			10 5 200 5			10 5 200 5			mA mA mA mA
TEMPERATURE RANGE Specified Operating	55 65		+125 +150	55 65		+125 +150	55 65		+125 +150	$^{\circ}\text{C}$ $^{\circ}\text{C}$
PACKAGE OPTION <sup>2</sup> TO-5 (H-018)		AD581SH			AD581TH			AD581UH		

#### NOTES

<sup>1</sup>See Figure 7.

<sup>2</sup>See Section 13 for package outline information.

Specifications subject to change without notice.


Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

#### ABSOLUTE MAX RATINGS

Input Voltage $V_{IN}$ to Ground	40V
Power Dissipation @ $+25^{\circ}\text{C}$	600mW
Operating Junction Temperature Range	$-55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Lead Temperature (Soldering 10sec)	$+300^{\circ}\text{C}$
Thermal Resistance	
Junction-to-Ambient	150 $^{\circ}\text{C/W}$

## CONNECTOR PINOUTS

The Texmate Model PM-45X/PM-45XU is interconnected by means of a standard PC board edge connector having two rows of 10 pins, spaced on 0.156" centers. The optional parallel BCD Output is interconnected by a standard PC board edge connector having two rows of 13 pins spaced on 0.1" centers. (A standard 26 pin, PCB to Ribbon Cable Connector is recommended.) Connectors are available from Texmate, or from almost any connector manufacturer.




REAR VIEW OF METER CASE

A — Reference Output	1 — Reference Input
B — Signal High Input	2 — Offset Voltage Output
C — Analog Common	3 — Signal Low Input
D — Decimal Select (1XXX.X)	4 — Decimal Select (1XX.XX)
E — Decimal Select (1.XXXX)	5 — Decimal Select Common
F — Decimal Select (.1XXXX)	6 — Decimal Select (1X.XXX)
H — Back Plane Output	7 — Back Plane Input/Display Test
J — Clock Output	8 — Clock Input
K — +5VDC System Power Input	9 — Busy Output
L — Power Ground Input	10 — Run/Hold

**CAUTION:** This meter employs high impedance CMOS inputs. Although internal protection has been provided for several hundred volt overloads, the meter will be destroyed if subjected to the high kilovolts of static discharge that can be produced in low humidity environments. Always handle the meter with ground protection.

## FUNCTIONAL DIAGRAM



### SINGLE-ENDED METER — >2V RANGES WITH VOLTAGE DIVIDER

1) High single ended voltages, up to 1200V max, can be measured and/or scaled by installing the appropriate voltage dividing resistors in R1A and R2A positions. Matched dividing resistors for the 20V (1:10), 200V (1:100), and 1200V (1:1000) ranges are available from Texmate. 2) Connect Pin 3 to the nearest end of the signal source ground to avoid possible errors caused by ground loop currents.

## PIN DESCRIPTIONS

**Pin A — Reference Output:** Internal precision voltage reference. Standard output is 1.0000V, adjustable  $\pm 5\%$  by R10 potentiometer. Usable voltages from 0.05V to 2.49V for special high impedance scaling can be obtained by changing the value of internal dividing resistors R8 and R9. The primary reference voltage of the PM-45X is trimmed by potentiometer R20 to obtain the optimum compensated temperature coefficient. This temperature compensation network is omitted on the PM-45XU utility meter. Please read CALIBRATION PROCEDURE (Page 7).

**Pin B — Signal High Input:** Pin B is the signal high input for all input signal ranges. When attenuation is not required the resistor position R1A must be shorted by a jumper. Dividing resistors may be mounted internally in R1A and R2A positions to attenuate voltages up to 1200V max. Matched dividing resistors for the 20V (1:10), 200V (1:100) and 1200V (1:1000) ranges are available from Texmate. Shunt resistors for current measurements up to 200mA may also be internally mounted in the R2A position. The current loop is then applied to Pin B and returned through Analog Common Pin C.

**Pin C — Analog Common:** Pin C is signal return common for differential inputs, ratiometric inputs, or external reference inputs. For single-ended inputs, Signal Low Input Pin 3 must be connected to Analog Common Pin C. To minimize any errors caused by ground loop currents it is recommended that this connection be made as close as possible to the input signal source ground. (See Typical Application Circuits and Connection Instructions, Pages 4-6.)

**Pins D, E, F, 4 and 6 — Decimal Select:** Decimal points may be displayed as required by connecting the appropriate pin to Decimal Select Common Pin 5. Any number of decimal points can be turned on at the same time. An open circuit will turn off the decimal points. However, static current pickup and/or PCB leakage of more than 100nA can cause decimal points to turn on undesirably. Therefore, it is recommended that the unused decimal points be connected to Back Plane Output Pin H either directly or by a resistor of less than 5M $\Omega$  to insure an off condition. **CAUTION:** Any DC component introduced to the display drive circuitry can, in time, cause permanent damage. PLEASE READ PAGES 7 AND 8 FOR A DETAILED EXPLANATION OF LCD OPERATION.

**Pin H — Back Plane Output:** Liquid crystal displays are operated from an AC signal. Back Plane Output Pin H provides a square-wave signal of 60~160Hz that must be connected by the user to back plane input Pin 7 for normal operation. Pin 7 is internally connected to the LCD back plane which is the common base of the LCD capacitance structure. Those segments that are driven 180° out-of-phase with the back plane will turn on. Those segments that are driven in-phase with the back plane will turn off. PLEASE READ PAGES 7 AND 8 FOR A DETAILED EXPLANATION OF LCD OPERATION.

**Pin J — Clock Output:** A quartz crystal controlled oscillator provides a stable clock signal output of 100KHz.

**Pin K — +5VDC System Power Input:** The meter requires a low ripple DC power supply of 4.5V to 5.5VDC at 3mA to 5mA. The low power consumption of only 25mW enables the meter to be easily operated from various power sources with simple voltage regulating circuitry. The positive terminal of the power supply should be connected to Pin K.

**Pin L — Power Ground Input:** Negative terminal of the +5VDC power supply should be connected to Pin L. All digital signals, Display Test, and Run/Hold should be returned to this ground point. Pin L is internally connected to Analog Common Pin C.

**Pin 1 — Reference Input:** Reference voltage input for A to D converter. Normally supplied from Pin A. An external reference source referred to Pin C may be used instead. Pin 1 may be used as an input for ratiometric measurements. Minimum usable voltage is .05VDC, with a maximum voltage of 4.0V. For ratiometric operation; Displayed Reading =  $10000 \times (\text{Signal Input Voltage} \div \text{Reference Input Voltage})$ . The maximum signal input

voltage is  $\pm 4V$ . Higher voltages must be scaled down through a voltage divider. Reference input voltage must remain stable during measurement period.

**Pin 2 — Offset Voltage Output:** 0 to +2.490V is available with the addition of a  $\frac{1}{4}$ " 20K $\Omega$  to 100K $\Omega$  pot in the R15 position on the printed circuit board. The offset voltage is derived from the internal precision voltage reference and is available for applications requiring a zero offset such as 4~20mA receiver and temperature measurements.

**Pin 3 — Signal Low Input:** Pin 3 is the signal low input for all input signals. A special feature of the meter is the provision for dividing resistors to be mounted internally in the R1B and R2B positions. This enables low signal inputs up to 1200V max to be attenuated, which is particularly useful when measuring small differential signals with a large common mode voltage. Matched dividing resistors for the 20V (1:10), 200V (1:100) and 1200V (1:1000) ranges are available from Texmate. Differential current measurements up to 200mA may also be made by internally mounting shunt resistors in the R2B position. The current loop is then applied to Pin B and returned through Analog Common Pin C. When attenuation is not required the resistor position R1B must be shorted by a jumper.

**Pin 5 — Decimal Select Common:** Pin 5 is 180° out-of-phase with back plane output Pin H. Thus it serves as a common for the decimal select Pins D, E, F, 4 and 6. To turn on any required decimal point, connect the appropriate Decimal Select Pin to Decimal Select Common Pin 5.


**Pin 7 — Back Plane Input/Display Test:** Pin 7 is connected to the display's back plane which forms the common base of the LCD capacitance structure. Join Pin 7 to back plane output Pin H for normal operation. For Display Test connect Pin 7 instead to Power Ground Pin L and all operative segments will turn on, indicating +18888. **CAUTION:** The Display Test function is only intended for momentary operation. Continuous application of Display Test will, in time, damage the display. SEE PAGES 7 AND 8 FOR A DETAILED EXPLANATION OF LCD OPERATION.

**Pin 8 — Clock Input:** Normally Pin 8 is connected to the 100KHz clock output from Pin J, thereby providing the optimum rejection of 50/60 Hz noise. However, an external clock source may be used instead (5V referenced to power ground with a recommended duty cycle of 50%). Minimum frequency is 10KHz, and maximum frequency is 1MHz (12.5 readings per sec.). For inputs below 100KHz or above 300KHz, changes to the integrator time constant and some component values are necessary.

**Pin 9 — Busy Output:** Pin 9 goes to logic "1" at the beginning of the signal integration and remains at "1" until the first clock pulse after the zero-crossing is detected at the completion of deintegration. In addition to its use as a Busy or End-of-Conversion signal, the output on Pin 9 can be used in some control applications to indicate the digital reading of the meter as a function of time or clock pulses. Displayed Reading is equal to the total clock pulses during Busy less 10,000, or total elapsed time during Busy, less 100 milliseconds if the clock frequency is 100KHz.

**Pin 10 — Run/Hold:** If Pin 10 is left open (or connected to +5VDC System Power Input Pin K for logic control purposes), the meter will operate in a free-running mode. Under control of the internal 100KHz quartz crystal clock, readings will be updated every 400mS (2.5 per sec.). If Pin 10 is connected to Power Ground Input Pin L (logic low), the meter will continue the measurement cycle that it is doing, then latch up and continuously hold the reading obtained as long as Pin 10 is held low. If Pin 10 is released from Pin L (Pin 10 then goes logic high) for more than 300ms and returned to Pin L (logic low), the meter will complete one conversion, update, and then hold the new reading. For all practical purposes, a manually actuated normally closed pushbutton switch will provide sufficient timing for "press-to-update" operation.





# TEXMATE

## PM-45X & PM-45XU 4 1/2 DIGIT PANEL METERS

**ACCURACY LCD METERS WITH 10 $\mu$ V RESOLUTION, TRUE DIFFERENTIAL INPUTS, ULTRA LOW POWER <25mW AT +5VDC, AND STANDARD MUX-BCD OR OPTIONAL PARALLEL BCD OUTPUTS**

### DESCRIPTION

The PM-45X and PM-45XU are truly unique and extremely versatile instruments. Believed to be the world's smallest and most energy efficient 4 1/2 Digit LCD Panel Meters, they nevertheless offer more high performance features than most larger and more expensive DPM's.

Both meters incorporate a crystal controlled 100KHz clock that provides an exceptionally high normal mode rejection of 120dB at multiples to 50/60Hz. Bipolar differential and single-ended DC voltages from  $\pm 199.99\text{mV}$  to  $\pm 1200.0\text{V}$  full scale can be measured and scaled in almost any known engineering unit. Provision has been made for signal offsetting and the capability of attenuating both high and low signal inputs. Resolution is 10 $\mu$ V over  $\pm 19999$  counts, and errors due to zero drift are virtually eliminated by autozeroing. Other modes of operation, selectable by the user, include an ohmmeter mode, current meter mode and ratiometric mode.

Multiplexed BCD data is available internally from a row of auxiliary solder pads. Both meters may be ordered with an internally mounted Tri-state Buffered Parallel BCD Output Board. This option, which is described in detail on a separate data sheet, can also be purchased for field retrofit.

The PM-45X features an ultra stable temperature compensated reference with selected low TC components. The PM-45XU is a derated economy priced model that provides all the features of the PM-45X but utilizes a standard reference, and components with less stringent specifications.

The true differential input capabilities and high 86dB common mode rejection ratio, combined with their low signal measurement range and high noise immunity, make these meters ideal for measuring various balanced transducers and bridge inputs. When measuring bridge circuits, long term drift of the excitation voltage can be compensated by using the ratiometric voltmeter mode of operation.

The proprietary high contrast, long life liquid crystal display provides excellent readability under high and low ambient light conditions. Since the meters normally draw only a small constant current (<25mW), operation from almost any DC power supply is simplified. If the supply has a stability of only 10%, a voltage dropping resistor in series with the meter is often sufficient. (See Application notes.)

### SPECIFICATIONS

<b>Input Configuration:</b>	True differential and single-ended
<b>Full Scale Ranges:</b>	$\pm 199.99\text{mVDC}$ $\pm 1.9999\text{VDC}$ (standard) $\pm 19.999\text{VDC}$ $\pm 199.99\text{VDC}$ $\pm 1200.0\text{VDC}$ (max. Input Signal; higher voltages can be measured if voltage dividing resistors are located externally)
<b>Input Impedance:</b>	Exceeds 1000M $\Omega$ on 200mV and 2V ranges. 10M $\Omega$ on all other ranges
<b>Input Protection:</b>	$\pm 170\text{VDC}$ or 120VAC on 200mV and 2V ranges. $\pm 1200\text{VDC}$ or 850VAC on all other ranges
<b>Normal Mode Rejection:</b>	120dB at multiples of 50/60Hz
<b>Common Mode Rejection:</b>	86dB at DC; greater than 120dB at multiples of 50/60Hz
<b>Common Mode Voltage:</b>	-2.8V to +2.8V (standard) $\pm 2.8\text{V}$ or more if differential dividers are used (see Typical Application Circuits and Connection Instructions)
<b>Accuracy:</b>	PM-45X $\pm (0.01\% \text{ of reading} + 1 \text{ digit})$ $\pm (0.015\% \text{ of reading} + 2 \text{ digits})$ for 200mV range. PM-45XU $\pm (0.015\% \text{ of reading} + 2 \text{ digits})$ ; $\pm (0.02\% \text{ of reading} + 3 \text{ digits})$ for 200mV range
<b>Maximum Resolution:</b>	10 $\mu$ V over $\pm 19999$ counts in 200mV range. 100 $\mu$ V over $\pm 19999$ counts in 2V range
<b>Temperature Coefficient:</b>	PM-45X: 5PPM/ $^{\circ}\text{C}$ ratiometric. 20PPM/ $^{\circ}\text{C}$ using internal adjustable T.C. Reference. PM-45XU: 5PPM/ $^{\circ}\text{C}$ ratiometric, 50PPM/ $^{\circ}\text{C}$ using internal reference
<b>Zero Stability:</b>	Autozeroed $\pm 10\mu\text{V}$ at all ranges; $\pm 1\mu\text{V}/^{\circ}\text{C}$ Typical
<b>Conversion Rate:</b>	2.5 readings per second
<b>Clock Frequency:</b>	100KHz system clock derived from 200KHz quartz crystal controlled oscillator of 0.05% accuracy
<b>Display:</b>	0.48" LCD
<b>Polarity:</b>	Automatic; displays both "+" and "-" signs; polarity symbols may be blanked (see page 6)
<b>Overload Indication:</b>	When input exceeds full scale on any range being used, the most significant "1" digit and "+" or "-" symbol is displayed with all other digits blank
<b>Power Requirements:</b>	Low ripple +4.5V to +5.5VDC at 3mA to 5mA
<b>Warmup Time:</b>	10 seconds to specified accuracy
<b>Operating Temperature:</b>	0 $^{\circ}\text{C}$ to +60 $^{\circ}\text{C}$

### ORDERING INFORMATION

	Order Part No.
Standard High Accuracy 4 1/2 Digit Panel Meter (2V Range)	PM-45X
Standard Utility Version 4 1/2 Digit Panel Meter (2V Range)	PM-45XU
PM-45X W/Tri-State Parallel BCD Output	PM-45XBCD
PM-45XU W/Tri-State Parallel BCD Output	PM-45XUBCD
Retrofit Tri-State Parallel BCD Board for PM-45X/PM-45XU	PM-45XBCDO
Accessories: Edge Connector (20 pin solder tabs)	CN-L10
Options: Factory Installed 200mV Range	VG-200MVFI
Factory Installed 20V Range	VFA-0020V
Factory Installed 200V Range	VFA-0200V
Factory Installed 1200V Range	VFA-1200V
Factory Installed Special Scaling (Specify input signal, the span, and digital reading required, e.g. 1 to 5V input to display 0 to 10,000; 4 to 20mA input to display 0 to 15,000; 0 to 50mA input to display -1,000 to +8,000)	VS-4.5

	Order Part No.
<b>Range Change Kits:</b> (matched resistors for user installation)	
200mV Range	VG-200MV
20V Range	VKA-0020V
200V Range	VKA-0200V
1200V Range	VKA-1200V
<b>Optional Cases*:</b> (see back page for details)	
End Mount Case (twin meter mounting)	EM-CASECLR
Center Mount Case (multiple array mounting)	CM-CASECLR
Slim Bezel Case (supplied as standard)	SL-CASECLR

\*Meters purchased prior to August 1989 require cases with a polarizer bonded to the rear side of the lens. To order these cases, use the following part numbers  
EM-CASELCD; CM-CASELCD; SL-CASELCD.


TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A  
TL081B, TL082B, TL084B  
JFET-INPUT OPERATIONAL AMPLIFIERS

operating characteristics,  $V_{CC} \pm = \pm 15$  V,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR Slew rate at unity gain	$V_I = 10$ V, $R_L = 2$ k $\Omega$ , $C_L = 100$ pF, See Figure 1	8*	13		V/ $\mu$ s
	$V_I = 10$ V, $R_L = 2$ k $\Omega$ , $C_L = 100$ pF, $T_A = -55^\circ\text{C}$ to $125^\circ\text{C}$ See Figure 1	5*			
$t_r$ Rise time	$V_I = 20$ mV, $R_L = 2$ k $\Omega$ , $C_L = 100$ pF, See Figure 1		0.05		$\mu$ s
	Overshoot factor		20%		
$V_n$ Equivalent input noise voltage	$R_S = 100$ $\Omega$ , $f = 1$ kHz		18		nV/ $\sqrt{\text{Hz}}$
	$f = 10$ Hz to $10$ kHz		4		$\mu$ V
$I_n$ Equivalent input noise current	$R_S = 100$ $\Omega$ , $f = 1$ kHz		0.01		pA/ $\sqrt{\text{Hz}}$
THD Total harmonic distortion	$V_O(\text{rms}) = 10$ V, $R_S \leq 1$ k $\Omega$ , $R_L \geq 2$ k $\Omega$ , $f = 1$ kHz		0.003%		

\*On products compliant to MIL-STD-883, Class B, this parameter is not production tested.

schematic (each amplifier)



electrical characteristics,  $V_{CC} \pm = \pm 15$  V (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	TL080C TL081C TL082C TL084C			TL081AC TL082AC TL084AC			TL081BC TL082BC TL084BC			TL0821 TL0831 TL0841			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$V_{IO}$ Input offset voltage	$V_O = 0$ , $R_S = 50$ $\Omega$ , $T_A = \text{full range}$													mV
Temperature coefficient of input offset voltage	$V_O = 0$ , $R_S = 50$ $\Omega$ , $T_A = \text{full range}$													$\mu\text{V}/^\circ\text{C}$
	$V_O = 0$ , $R_S = 50$ $\Omega$ , $T_A = \text{full range}$													
$I_{IO}$ Input offset current†	$V_O = 0$ , $T_A = 25^\circ\text{C}$		5	200		5	100		5	100		5	100	pA
$I_{IB}$ Input bias current†	$V_O = 0$ , $T_A = 25^\circ\text{C}$		2	400		2	200		2	200		2	200	pA
	$V_O = 0$ , $T_A = \text{full range}$		10	10		7	7		7	7		20	20	nA
$V_{ICR}$ Common-mode input voltage range	$T_A = 25^\circ\text{C}$	$\pm 11$ to 16	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	$\pm 11$ to 15	V
VOM Maximum peak output voltage swing	$T_A = 25^\circ\text{C}$ , $R_L = 10$ k $\Omega$ , $R_S = 2$ k $\Omega$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	$\pm 12$ $\pm 13.5$	V
	$T_A = \text{full range}$ , $R_L = 2$ k $\Omega$ , $R_S = 2$ k $\Omega$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	$\pm 10$ $\pm 12$	V
$A_{VO}$ Large-signal differential voltage amplification	$V_O = \pm 10$ V, $R_L \geq 2$ k $\Omega$ , $T_A = \text{full range}$	25	200	200	50	200	200	50	200	200	50	200	200	V/mV
$B_1$ Unity-gain bandwidth	$T_A = 25^\circ\text{C}$	3	3	3	3	3	3	3	3	3	3	3	3	MHz
$r_i$ Input resistance	$V_{IC} = V_{ICR}$ min, $V_O = 0$ , $T_A = 25^\circ\text{C}$	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	10 <sup>12</sup>	$\Omega$
CMRR Common-mode rejection ratio	$R_S = 50$ $\Omega$ , $T_A = 25^\circ\text{C}$	70	86	86	80	86	86	80	86	86	80	86	86	dB
PSRR Supply voltage rejection ratio	$V_{CC} = \pm 15$ V to $\pm 9$ V, $V_O = 0$ , $R_S = 50$ $\Omega$ , $T_A = 25^\circ\text{C}$	70	86	86	80	86	86	80	86	86	80	86	86	dB
$I_{CC}$ Supply current (per amplifier)	No load, $T_A = 25^\circ\text{C}$	1.4	2.8	2.8	1.4	2.8	2.8	1.4	2.8	2.8	1.4	2.8	2.8	mA
$V_{OI}/V_{O2}$ Crosstalk attenuation	$A_{VO} = 100$ , $T_A = 25^\circ\text{C}$	120	120	120	120	120	120	120	120	120	120	120	120	dB


† All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for  $T_A$  is  $0^\circ\text{C}$  to  $70^\circ\text{C}$  for TL080, TL081, TL082, TL083, and  $-40^\circ\text{C}$  to  $85^\circ\text{C}$  for TL084. Input bias currents of a JFET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 18. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as is possible.

**TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A  
TL081B, TL082B, TL084B  
JFET-INPUT OPERATIONAL AMPLIFIERS**  
D2297, FEBRUARY 1977—REVISED OCTOBER 1990


**24 DEVICES COVER MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES**

- Low-Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion . . . 0.003% Typ
- High Input Impedance . . . JFET-Input Stage
- Internal Frequency Compensation (Except TL080, TL080A)
- Latch-Up-Free Operation
- High Slew Rate . . . 13 V/ $\mu$ s Typ
- Common-Mode Input Voltage Range Includes  $V_{CC}+$


**TL080**  
D, JG, OR P PACKAGE  
(TOP VIEW)




**TL081, TL081A, TL081B**  
D, JG, OR P PACKAGE  
(TOP VIEW)




**TL082, TL082A, TL082B**  
D, JG, OR P PACKAGE  
(TOP VIEW)




**TL081M . . . FK CHIP CARRIER PACKAGE**  
(TOP VIEW)




**TL082M . . . FK CHIP CARRIER PACKAGE**  
(TOP VIEW)



**TL084M . . . FK CHIP CARRIER PACKAGE**  
(TOP VIEW)



**TL084, TL084A, TL084B**  
D, J, OR N PACKAGE  
(TOP VIEW)



NC—No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

On products compliant to MIL-STD-883C, Class B, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2-387

**TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A  
TL081B, TL082B, TL084B  
JFET-INPUT OPERATIONAL AMPLIFIERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	TL08_C TL08_AC TL08_BC	TL08_I	TL08_M	UNIT
Supply voltage, $V_{CC}+$ (see Note 1)	18	18	18	V
Supply voltage, $V_{CC}-$ (see Note 1)	-18	-18	-18	V
Differential input voltage (see Note 2)	$\pm 30$	$\pm 30$	$\pm 30$	V
Input voltage (see Notes 1 and 3)	$\pm 15$	$\pm 15$	$\pm 15$	V
Duration of output short circuit (see Note 4)	unlimited	unlimited	unlimited	
Continuous total dissipation	See Dissipation Rating Table			
Operating free-air temperature range	0 to 70	-40 to 85	-55 to 125	°C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package			
Lead temperature 1.6 mm (1/16 inch)	J or JG package			
from case for 60 seconds	300			
Lead temperature 1.6 mm (1/16 inch)	D, N, or P package			
from case for 10 seconds	260	260		°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between  $V_{CC}+$  and  $V_{CC}-$ .  
2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.  
3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.  
4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

electrical characteristics,  $V_{CC} \pm = \pm 15$  V (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
$V_{IO}$ Input offset voltage	$V_O = 0$ , $R_S = 50 \Omega$ , $T_A = 25^\circ\text{C}$ $T_A = -55^\circ\text{C to } 125^\circ\text{C}$		3	6		3	9	mV
$\alpha_{VIO}$ Temperature coefficient of input offset voltage	$V_O = 0$ , $T_A = -55^\circ\text{C to } 125^\circ\text{C}$ , $R_S = 50 \Omega$		18			18		$\mu\text{V}/^\circ\text{C}$
$I_{IO}$ Input offset current‡	$V_O = 0$ , $T_A = 25^\circ\text{C}$ $T_A = 125^\circ\text{C}$		5	100		5	100	pA
$I_{IB}$ Input bias current‡	$V_O = 0$ , $T_A = 25^\circ\text{C}$ $T_A = 125^\circ\text{C}$		30	200		30	200	pA
$V_{ICR}$ Common-mode input voltage range	$T_A = 25^\circ\text{C}$	-12 $\pm 11$	to 15		-12 $\pm 11$	to 15		V
$V_{OM}$ Maximum peak output voltage swing	$T_A = 25^\circ\text{C}$ , $T_A = -55^\circ\text{C to } 125^\circ\text{C}$ , $R_L = 10 \text{ k}\Omega$ , $R_L \geq 10 \text{ k}\Omega$ , $R_L \geq 2 \text{ k}\Omega$	$\pm 12$ $\pm 12$ $\pm 10$	$\pm 13.5$		$\pm 12$ $\pm 12$ $\pm 10$	$\pm 13.5$		V
$A_{VD}$ Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}$ , $T_A = 25^\circ\text{C}$ , $V_O = \pm 10 \text{ V}$ , $T_A = -55^\circ\text{C to } 125^\circ\text{C}$ , $R_L \geq 2 \text{ k}\Omega$	25 15	200		25 15	200		V/mV
$B_1$ Unity-gain bandwidth	$T_A = 25^\circ\text{C}$		3			3		MHz
$r_i$ Input resistance	$T_A = 25^\circ\text{C}$		$10^{12}$			$10^{12}$		$\Omega$
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR \text{ min}}$ , $R_S = 50 \Omega$ , $V_O = 0$ , $T_A = 25^\circ\text{C}$	80	86		80	86		dB
$k_{SVR}$ Supply voltage rejection ratio ( $\Delta V_{CC} \pm / \Delta V_{IO}$ )	$V_{CC} = \pm 15 \text{ V to } \pm 9 \text{ V}$ , $R_S = 50 \Omega$ , $V_O = 0$ , $T_A = 25^\circ\text{C}$	80	86		80	86		dB
$I_{CC}$ Supply current (per amplifier)	No load, $T_A = 25^\circ\text{C}$ , $V_O = 0$		1.4	2.8		1.4	2.8	mA
$V_{O1}/V_{O2}$ Crosstalk attenuation	$A_{VD} = 100$ , $T_A = 25^\circ\text{C}$		120			120		dB



† All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified.

‡ Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 18. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as is possible.

# HASTINGS REFERENCE TUBE

A Quick Calibration Device for  
Hastings Vacuum Gauges

- Instant Calibration Check
- Recalibration of Hastings Gauges
- Adjusts Gauge for Any Length Cable
- Stable, Accurate, Rugged, and Reliable



**TELEDYNE  
BROWN ENGINEERING**  
Hastings Instruments

## General

The Hastings Reference Tube is an evacuated, sealed vacuum gauge tube accurately calibrated to precisely simulate a gauge tube at a given operating pressure. It is electrically equivalent to the metal and glass gauge tubes used with Hastings Instruments. It permits quick and easy recalibration of Hastings Vacuum Gauge Indicators by merely plugging the instrument into the reference and adjusting the calibration "current set" potentiometer until the instrument reads the exact pressure noted on the reference. Hastings Reference Tubes are available equivalent to most Hastings Gauge Tubes.

## Application

Hastings Vacuum Gauge Indicators, Controllers, or Recorders can be checked or recalibrated in seconds by merely plugging the gauge tube cable into the reference tube. If calibration adjustment is necessary, the "Current Set" potentiometer is adjusted until the instrument indicates the pressure marked on the reference tube. The customer now knows his instrument is correctly calibrated.

Whenever cable lengths between gauge tube and instrument are changed, some error may be introduced, requiring that the instrument be readjusted to compensate for any losses involved. By plugging the Reference Tube into the new cable and readjusting the instrument for a correct reading, this "error" is eliminated.

## Selection

Choose the reference tube that is equivalent to the glass or metal Hastings Gauge Tube you are now using. The Reference Tube will be matched and sealed at a pressure falling on the lower portion of the scale and calibrated accurately at this exact pressure. For example, if an instrument uses a DV-6M Gauge Tube, a DB-20 Reference Tube is ordered. The customer receives a tube marked, possibly, 10 microns. This is the exact pressure to which the indicator should be adjusted when plugged into the reference tube.

## Selection Chart

Equivalent Gauge Tube and Range			Reference Tube	
Metal	Glass	Range	Model No.	Stock No.
*DV-3M		0-1000 $\mu$ Hg		
DV-4D		0-20mm Hg	DB-16D	55-100
*DV-5M		0-100 $\mu$ Hg	*DB-18	55-103
DV-6M	DV-20	0-1000 $\mu$ Hg	DB-20	55-104
DV-8M		0.01-10 $\mu$ Hg	DB-31	55-105
DV-23		0-5000 $\mu$ Hg	DB-33	55-106
DV-24		0-50 Torr	DB-44	55-107
DV-310		0-1000 mTorr and 0-1400 mbar	DB-300	55-252

\*State reference letter of your Gauge Tube type for matching purposes.

## Construction

Hastings Reference Tubes employ the same Hastings noble metal thermopile used in all Hastings Vacuum Gauge Tubes. The thermopile is sealed in a glass capsule that has been evacuated, baked, outgassed, sealed, and then aged to ensure stability over long periods of time. The sealed capsule is then housed in a protective metal shell to provide a rugged, trouble-free assembly.

## Calibration

Considerable care and time are required in the manufacture to obtain the high degree of precision and stability required for the reference tube.

The thermopile is matched to the reference letter of the customer's tubes and maintains its calibration over long periods of time. However, for applications requiring the highest possible degree of accuracy, a periodic return of the reference tube to the factory for a check and recalibration may be desirable. An annual or semiannual check assures the customer of an accurate and reliable reference at all times.

### IMPORTANT NOTE:


These reference tubes are designed specifically for use with instruments employing Hastings circuitry and are NOT interchangeable with instruments using other circuitry. Connection to another manufacturer's instrument may result in burnout.

*Hastings Instruments reserves the right to change or modify the design of its equipment without any obligation to provide notification of change or intent to change.*

**TELEDYNE  
BROWN ENGINEERING**  
Hastings Instruments

P.O. Box 1436 • Hampton, VA 23661





HASTINGS-RAYDIST, INC.  
 Hampton, Virginia

Dial Face Calibration Curve  
 for  
 Hastings Vacuum Gauge  
 Model VT-6

Using

Hastings Vacuum Gauge Tube  
 Model DV-6

Ref: Robert H. Work McLeod Type  
 Gauge 0-1000 Microns Using  
 Liquid Nitrogen Trap

ENGINEERING COPY

Std. Atm = 0.22 mv.

MILLIVOLT OUTPUT  
 (40 ohm load)

RE: DV-6R Accuracy

Mr. William C. Baker, Hastings Sales Manager, specifies the DV-6R accuracy as  $\pm 0.2$  mV ( $\pm 2\%$  of FS) over the 0 to 10 mV ( $1 \mu\text{m}$  to  $1000 \mu\text{m}$ ) range. At  $1 \mu\text{m}$  the DV-6R sensitivity is  $161 \text{ mV}/\mu\text{m}$ ; herefore the accuracy in this region is  $\pm 0.2 \text{ mV} \times 1 \mu\text{m}/161 \text{ mV}$ , or  $\pm 0.0012 \mu\text{m}$ .

During production, Hastings checks the DV-6R output at zero scale (zero volts), half scale ( $60 \mu\text{m}$ ) and at atmospheric pressure.

Mr. Baker also stated that this calibration curve, the tabulated characteristics and the  $\pm 2\%$  accuracy only apply when the DV-6R is used in their circuitry. D. Weber 1/8/95

3-16-61

PRESSURE IN MICRONS OF MERCURY

A. Willersdorf  
 Curve #3691

Standard Curve 10: Measurement Current = 10  $\mu$ A  $\pm$ 0.05%

T (K)	Voltage	dV/dT (mV/K)	T (K)	Voltage	dV/dT (mV/K)	T (K)	Voltage	dV/dT (mV/K)
1.40	1.69812	-13.1	16.0	1.28527	-18.6	95.0	0.98564	-2.02
1.60	1.69521	-15.9	16.5	1.27607	-18.2	100.0	0.97550	-2.04
1.80	1.69177	-18.4	17.0	1.26702	-18.0	110.0	0.95487	-2.08
2.00	1.68786	-20.7	17.5	1.25810	-17.7	120.0	0.93383	-2.12
2.20	1.68352	-22.7	18.0	1.24928	-17.6	130.0	0.91243	-2.16
2.40	1.67880	-24.4	18.5	1.24053	-17.4	140.0	0.89072	-2.19
2.60	1.67376	-25.9	19.0	1.23184	-17.4	150.0	0.86873	-2.21
2.80	1.66845	-27.1	19.5	1.22314	-17.4	160.0	0.84650	-2.24
3.00	1.66292	-28.1	20.0	1.21440	-17.6	170.0	0.82404	-2.28
3.20	1.65721	-29.0	21.0	1.19645	-18.5	180.0	0.80138	-2.28
3.40	1.65134	-29.8	22.0	1.17705	-20.6	190.0	0.77855	-2.29
3.60	1.64529	-30.7	23.0	1.15558	-21.7	200.0	0.75554	-2.31
3.80	1.63905	-31.6	24.0	1.13598	-15.9	210.0	0.73238	-2.32
4.00	1.63263	-32.7	25.0	1.12463	-7.72	220.0	0.70908	-2.34
4.20	1.62602	-33.6	26.0	1.11896	-4.34	230.0	0.68564	-2.35
4.40	1.61920	-34.6	27.0	1.11517	-3.34	240.0	0.66208	-2.36
4.60	1.61220	-35.4	28.0	1.11212	-2.82	250.0	0.63841	-2.37
4.80	1.60506	-36.0	29.0	1.10945	-2.53	260.0	0.61465	-2.38
5.00	1.59782	-36.5	30.0	1.10702	-2.34	270.0	0.59080	-2.39
5.50	1.57928	-37.6	32.0	1.10263	-2.08	280.0	0.56690	-2.39
6.00	1.56027	-38.4	34.0	1.09864	-1.92	290.0	0.54294	-2.40
6.50	1.54097	-38.7	36.0	1.09490	-1.83	300.0	0.51892	-2.40
7.00	1.52166	-38.4	38.0	1.09131	-1.77	310.0	0.49484	-2.41
7.50	1.50272	-37.3	40.0	1.08781	-1.74	320.0	0.47069	-2.42
8.00	1.48443	-35.8	42.0	1.08436	-1.72	330.0	0.44647	-2.42
8.50	1.46700	-34.0	44.0	1.08093	-1.72	340.0	0.42221	-2.43
9.00	1.45048	-32.1	46.0	1.07748	-1.73	350.0	0.39783	-2.44
9.50	1.43488	-30.3	48.0	1.07402	-1.74	360.0	0.37337	-2.45
10.0	1.42013	-28.7	50.0	1.07053	-1.75	370.0	0.34881	-2.46
10.5	1.40615	-27.2	52.0	1.06700	-1.77	380.0	0.32416	-2.47
11.0	1.39287	-25.9	54.0	1.06346	-1.78	390.0	0.29941	-2.48
11.5	1.38021	-24.8	56.0	1.05988	-1.79	400.0	0.27456	-2.49
12.0	1.36809	-23.7	58.0	1.05629	-1.80	410.0	0.24983	-2.50
12.5	1.35647	-22.8	60.0	1.05267	-1.81	420.0	0.22463	-2.50
13.0	1.34530	-21.9	65.0	1.04353	-1.84	430.0	0.19961	-2.50
13.5	1.33453	-21.2	70.0	1.03425	-1.87	440.0	0.17464	-2.49
14.0	1.32412	-20.5	75.0	1.02482	-1.91	450.0	0.14985	-2.46
14.5	1.31403	-19.9	80.0	1.01525	-1.93	460.0	0.12547	-2.41
15.0	1.30422	-19.4	85.0	1.00552	-1.96	470.0	0.10191	-2.30
15.5	1.29464	-18.9	90.0	0.99565	-1.99	475.0	0.09062	-2.22

Shaded portion highlights truncated portion of Standard Curve 10 corresponding to the reduced temperature range of DT-471 diode sensors.  
The 1.4 K to 325 K portion of Curve 10 is applicable to the DT-450 miniature silicon diode sensor.

DT-500-DRC (B) Voltage - Temperature Characteristic

T, Kelvin	Sensor Voltage	T, Kelvin	Sensor Voltage	T, Kelvin	Sensor Voltage
1.0	--	19.0	1.5944	160.0	0.75680
1.5	2.6647	20.0	1.5159	165.0	0.74276
1.6	2.6622	21.0	1.4389	170.0	0.72868
1.7	2.6593	22.0	1.3575	175.0	0.71457
1.8	2.6562	23.0	1.2895	180.0	0.70041
1.9	2.6528	24.0	1.2378	185.0	0.68622
2.0	2.6491	25.0	1.1955	190.0	0.67201
2.2	2.6410	26.0	1.1645	195.0	0.65777
2.4	2.6321	27.0	1.1434	200.0	0.64353
2.6	2.6223	28.0	1.1293	205.0	0.62928
2.8	2.6117	29.0	1.1192	210.0	0.61504
3.0	2.6005	30.0	1.1115	215.0	0.60084
3.2	2.5886	32.0	1.1003	220.0	0.58672
3.4	2.5762	34.0	1.0923	225.0	0.57268
3.6	2.5633	36.0	1.0859	230.0	0.55880
3.8	2.5499	38.0	1.0804	235.0	0.54508
4.0	2.5361	40.0	1.0752	240.0	0.53152
4.2	2.5220	45.0	1.0632	245.0	0.51810
4.4	2.5075	50.0	1.0515	250.0	0.50479
4.6	2.4928	55.0	1.0397	255.0	0.49151
4.8	2.4780	60.0	1.0276	260.0	0.47818
5.0	2.4631	65.0	1.0151	265.0	0.46483
5.5	2.4254	70.0	1.0024	270.0	0.45137
6.0	2.3877	75.0	0.98933	275.0	0.43773
6.5	2.3505	80.0	0.97610	280.0	0.42388
7.0	2.3142	85.0	0.96277	285.0	0.40988
7.5	2.2790	90.0	0.94939	290.0	0.39574
8.0	2.2452	95.0	0.93591	295.0	0.38155
8.5	2.2127	100.0	0.92238	300.0	0.36729
9.0	2.1818	105.0	0.90881	305.0	0.35294
9.5	2.1524	110.0	0.89520	310.0	0.33843
10.0	2.1246	115.0	0.88156	315.0	0.32375
11.0	2.0731	120.0	0.86788	320.0	0.30893
12.0	2.0236	125.0	0.85412	325.0	0.29407
13.0	1.9730	130.0	0.84035	330.0	0.27919
14.0	1.9186	135.0	0.82652	335.0	0.26432
15.0	1.8561	140.0	0.81265	340.0	0.24943
16.0	1.7942	145.0	0.79873	345.0	0.23458
17.0	1.7325	150.0	0.78478	350.0	0.21974
18.0	1.6651	155.0	0.77081	355.0	0.20500
				360.0	0.19037
				365.0	0.17596
				370.0	0.16192
				375.0	0.14846
				380.0	0.13597



**LakeShore**  
Measurement and Control Technologies

Lake Shore Cryotronics, Inc.  
64 East Walnut Street • Westerville, Ohio 43081-2399  
Fax: (614) 891-1392 • Tel: (614) 891-2243

**TELEDYNE SOLID STATE**

## SERENDIP® AC SOLID STATE RELAY

**OPTICALLY ISOLATED  
1.0 A rms**

### FEATURES/BENEFITS

- Optical isolation – Isolates control elements from load transients.
- Floating output – Eliminates ground loops and signal ground noise.
- Zero voltage turn on, Zero current turn off – Minimum switching transient noise and extremely low EMI.
- Low off state leakage current – For high off state impedance.
- Switches high and low voltages and currents – Switches voltages from 20 to 250 Vrms Switches currents from 10 to 1000 mArms
- High noise immunity – Control circuit cannot be triggered by output switching noise.
- High dielectric strength – For safety and for protection of control and signal level circuits.
- Meets design requirements of UL, CSA, and VDE 0884– Highest quality for commercial/industrial part. Approval pending.
- Switches resistive or reactive loads to 0.2 P.F. – Broad Load Switching Capability.

### DESCRIPTION

The C45 Series employs back-to-back photo SCR's and a patented zero crossing circuit. The tight zero switch window ensures reliable transient free switching of AC loads and very low EMI and noise generation. Optical isolation of control from output prevents switching noise from coupling into signal, power and ground distribution systems for noise free power switching. This series of solid state relays will switch from 10 ma to 1.0 amp rms at 280 Vrms. The C45 is packaged in a low profile 16 pin Dual In-Line package for PC mounting with minimum space utilization.


PART NUMBER	RELAY DESCRIPTION
C45	Solid State Relay with Terminals For Through Hole Mount
SC45	Solid State Relay with Terminals For Surface Mount

### ELECTRICAL SPECIFICATIONS (25°C UNLESS OTHERWISE SPECIFIED)


INPUT SPECIFICATIONS (See Figures 1 & 2)		MIN	MAX	UNITS
Input Current (See Note 4)	C45-11, -21	5.0	50.0	ma
	C45-12, -22	10.0	50.0	ma
	C45-13, -23	N/A		
Input Voltage (See Note 4)	C45-11, -21	N/A		
	C45-12, -22	N/A		
	C45-13, -23	3.5	7.0	volts
Turn Off Current	C45-11, -21		10.0	µA
	C45-12, -22			
Turn On Current	C45-11, -21	5.0	50.0	ma
	C45-12, -22	10.0	50.0	ma
Turn Off Voltage	C45-11, -21		0.5	volts
	C45-12, -22			
Turn On Voltage	C45-11, -21	3.5		volts
	C45-12, -22			
Reverse Voltage Protection			-7	volts
OUTPUT SPECIFICATIONS (See Notes 2 & 3)		MIN	MAX	UNITS
Load Current (See Figure 4)		0.01	1.0	Arms
			280	Vrms
Load Voltage Rating			280	Vrms
Frequency Range			47	650 Hz
On State Voltage Drop at Rated Current			1.5	Vrms
Zero Voltage Turn On			10	Vpeak
Surge Current Rating (non-repetitive 20 ms maximum) (See Figure 3 & Note 1)			8	A
Off State Leakage at Maximum Operating Voltage			1.0	mArms
Turn-On Time			1/2	cycle
Turn-Off Time			1/2	cycle
Over Voltage Rating	C45-11, -12, -13		400	Vpeak
	C45-21, -22, -23		500	Vpeak
Dielectric Strength (Input to Output)			4000	Vrms
Isolation (Input to Output)			10 <sup>9</sup>	Ohms
Capacitance (Input to Output)			10	pF
Off State dv/dt			100	V/µsec
Fusing I <sup>2</sup> T (1 ms)			5.0	A <sup>2</sup> S
Output SCR's Dissipation Factor			1.0	Watt/A
Output SCR Temperature (T <sub>J</sub> Maximum)			125	°C
Thermal Resistance	θ <sub>JA</sub>		60	°C/W
	θ <sub>JC</sub>		35	°C/W

### SERIES C45


#### CHARACTERISTIC CURVES




TYPICAL CONTROL CURRENT VS. VOLTAGE  
FIGURE 1



TYPICAL CONTROL CURRENT VS. VOLTAGE  
FIGURE 2




SURGE CURRENT VS. DURATION  
FIGURE 3



LOAD CURRENT VS. TEMPERATURE  
FIGURE 4

#### MECHANICAL SPECIFICATIONS




#### NOTES:

1. SCR may lose blocking capability during and after surge until T<sub>J</sub> falls below 100°C maximum.
2. RC snubber is recommended, but is not required.
3. Minimum Load Power Factor = 0.2 (Capacitive or Inductive). Lower power factors will damage relay.
4. Operation at load frequencies above 70 Hz requires increased input signal. Minimum input voltage is 5 Vdc for C45-13, -23. Minimum input current is 7.5 ma for C45-11, -21 and minimum input current is 15 ma for C45-12, -22.

6/93

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

#### TYPICAL INTERFACE TO 5V LOGIC (with suggested transient voltage and dv/dt suppression, if required)



\*Y Series resistor required

\*USE THE TABLE BELOW FOR SELECTION OF PROPER METAL OXIDE VARISTOR (MOV)

MAXIMUM CONTINUOUS LINE VOLTAGE RATING	TRANSIENT (PEAK) RATING OF RELAY	TELEDYNE MOV P/N
140 Vac	400	970-1
250 Vac	600	970-2

(SEE 970 SERIES DATA SHEET FOR FURTHER INFORMATION ON MOV'S)

FIGURE 5

© 1993  
TELEDYNE SOLID STATE  
12525 Dogline Avenue  
Newport News, California 90750  
(213) 777-0077

## LM193/LM293/LM393, LM193A/LM293A/LM393A, LM2903

### Low Power Low Offset Voltage Dual Comparators

#### General Description

The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0 mV max for two comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM193 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM193 series will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.

#### Advantages


- High precision comparators
- Reduced  $V_{OS}$  drift over temperature

- Eliminates need for dual supplies
- Allows sensing near ground
- Compatible with all forms of logic
- Power drain suitable for battery operation


#### Features

- Wide single supply Voltage range or dual supplies  $2.0 V_{DC}$  to  $36 V_{DC}$   
 $\pm 1.0 V_{DC}$  to  $\pm 18 V_{DC}$
- Very low supply current drain (0.8 mA)—independent of supply voltage (1.0 mW/comparator at  $5.0 V_{DC}$ )
- Low input biasing current  $\pm 5$  nA
- Low input offset current  $\pm 3$  mV
- Low input offset voltage  $\pm 3$  mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage  $250$  mV at  $4$  mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

#### Schematic and Connection Diagrams






Order Number LM193H, LM193AH,  
LM293H, LM293AH, LM393H or LM393AH  
See NS Package H08C



Order Number LM393N,  
LM393AN, or LM2903N  
See NS Package N08B

#### Typical Applications ( $V^+ = 5.0 V_{DC}$ )



#### Absolute Maximum Ratings



Supply Voltage: $V^+$	$36 V_{DC}$ or $\pm 18 V_{DC}$
Differential Input Voltage	$36 V_{DC}$
Input Voltage	$-0.3 V_{DC}$ to $+36 V_{DC}$
Power Dissipation (Note 1)	$570$ mW
Moisture (Note 2)	$830$ mW
Metal Can	Continuous
Output Short Circuit to Ground (Note 2)	$50$ mA
Input Current ( $V_{IN} < -0.3 V_{DC}$ ) (Note 3)	
Operating Temperature Range	$0^\circ\text{C}$ to $+70^\circ\text{C}$
LM393/LM393A	$-25^\circ\text{C}$ to $+85^\circ\text{C}$
LM293/LM293A	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
LM193/LM193A	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
LM2903	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10 seconds)	$300^\circ\text{C}$

#### Electrical Characteristics ( $V^+ = 5 V_{DC}$ ) (Note 4)



PARAMETER	CONDITIONS	LM193A			LM293A, LM393A			LM193			LM293, LM393			LM2903			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$T_A = 25^\circ\text{C}$ , (Note 9)		$\pm 1.0$	$\pm 2.0$		$\pm 1.0$	$\pm 2.0$		$\pm 1.0$	$\pm 5.0$		$\pm 1.0$	$\pm 5.0$		$\pm 2.0$	$\pm 7.0$	mV/DC
Input Bias Current	$I_{IN+}$ or $I_{IN-}$ with Output in Linear Range, $T_A = 25^\circ\text{C}$ , (Note 5)		25	100		25	250		25	100		25	250		25	250	nA/DC
Input Offset Current	$I_{IN+} - I_{IN-}$ , $T_A = 25^\circ\text{C}$	0	$\pm 3.0$	$\pm 25$	0	$\pm 5.0$	$\pm 50$	0	$\pm 3.0$	$\pm 25$	0	$\pm 5.0$	$\pm 50$	0	$\pm 5.0$	$\pm 50$	nA/DC
Input Common Mode Voltage Range	$T_A = 25^\circ\text{C}$ , (Note 6)		0.4	1		0.4	1		0.4	1		0.4	1		0.4	1.0	mV/DC
Supply Current	$R_L = \infty$ on All Comparators, $V^+ = 30 V_{DC}$		1	2.5		1	2.5		1	2.5		1	2.5		1	2.5	mA/DC
Voltage Gain	$R_L \geq 15$ k $\Omega$ , $T_A = 25^\circ\text{C}$ , $V^+ = 15 V_{DC}$ (To Support Large $V_O$ Swing)	50	200		50	200		50	200		50	200		25	100		V/mV
Large Signal Response Time	$V_{IN} = \text{TTL Logic Swing}$ , $V_{REF} = 1.4 V_{DC}$		300			300			300			300			300		ns
Response Time	$V_{RL} = 5 V_{DC}$ , $R_L = 5.1$ k $\Omega$ , $T_A = 25^\circ\text{C}$ , (Note 7)		1.3			1.3			1.3			1.3			1.5		$\mu\text{s}$
Output Sink Current	$V_{IN} \geq 1 V_{DC}$ , $V_{IN+} = 0$ , $V_O \leq 1.5 V_{DC}$ , $T_A = 25^\circ\text{C}$	60	16		60	16		60	16		60	16		6	16		mA/DC
Saturation Voltage	$V_{IN} \geq 1 V_{DC}$ , $V_{IN+} = 0$ , $I_{SINK} \leq 4$ mA, $T_A = 25^\circ\text{C}$	250	400		250	400		250	400		250	400		400			mV/DC
Output Leakage Current	$V_{IN} = 0$ , $V_{IN+} \geq 1 V_{DC}$ , $V_O = -5 V_{DC}$ , $T_A = 25^\circ\text{C}$	0.1			0.1			0.1			0.1			0.1			nA/DC



# Typical Performance Characteristics LM193/LM293/LM393, LM193A/LM293A/LM393A



## Typical Performance Characteristics LM2903



## Electrical Characteristics (Continued)

PARAMETER	CONDITIONS	LM193A		LM293A, LM393A		LM193		LM293, LM393		LM2903		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	
Input Offset Voltage	(Note 9)			4.0		4.0		9		9	15	mVDC
Input Offset Current	$I_{IN+} - I_{IN-}$			±100		±150		±100		50	200	nADC
Input Bias Current	$I_{IN+}$ or $I_{IN-}$ with Output in Linear Range			300		400		300		200	500	nADC
Input Common-Mode Voltage Range				0		0		0		0	$V^{+}-20$	VDC
Saturation Voltage	$V_{IN} \geq 1$ VDC, $V_{IN+} = 0$ , $ I_{SINK}  \leq 4$ mA, $V_{IN-} = 0$ , $V_{IN+} \geq 1$ VDC, $V_O = 30$ VDC.			$V^{+}-2.0$		$V^{+}-2.0$		$V^{+}-2.0$		400	700	mVDC
Output Leakage Current				1.0		1.0		1.0			1.0	μADC
Differential Input Voltage	(Note 8)			36		36		36			28	VDC

Note 1: For operating at high temperatures, the LM393/LM393A and LM2903 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM193/LM193A/LM293/LM293A must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "ON/OFF" characteristic of the outputs keeps the chip dissipation very small ( $P_D \leq 100 \text{ mW}$ ), provided the output transistors are allowed to saturate.

Note 2: Short circuits from the output to  $V_{+}$  can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of  $V_{+}$ .

Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the  $V_{+}$  voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 VDC.

Note 4: These specifications apply for  $V_{+} = 5 \text{ VDC}$  and  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ , unless otherwise stated. With the LM293/LM393A, all temperature specifications are limited to  $-25^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$  and the LM393/LM393A temperature specifications are limited to  $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ . The LM2903 is limited to  $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ .

Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

Note 6: The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is  $V_{+} - 1.5\text{V}$ , but either or both inputs can go to 30 VDC without damage.

Note 7: The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance characteristics section.

Note 8: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3 VDC (or 0.3 VDC below the magnitude of the negative power supply, if used).

Note 9: At output switch point,  $V_O \approx 1.4 \text{ VDC}$ ,  $R_S = 0.1\Omega$  with  $V_{+}$  from 5 VDC to 30 VDC; and over the full input common-mode range (0 VDC to  $V_{+} - 1.5 \text{ VDC}$ ).



## DI CMOS Protected Analog Switches

### AD7510DI/AD7511DI/AD7512DI

#### FEATURES

Latch-Proof  
Overvoltage-Proof:  $\pm 25V$   
Low  $R_{ON}$ :  $75\Omega$   
Low Dissipation:  $3mW$   
TTL/CMOS Direct Interface  
Monolithic Dielectrically Isolated CMOS  
Standard 14/16-pin DIPs and 20-Terminal Surface Mount Packages

#### GENERAL DESCRIPTION

The AD7510DI, AD7511DI and AD7512DI are a family of latch-proof dielectrically isolated CMOS switches featuring overvoltage protection up to  $\pm 25V$  above the power supplies. These benefits are obtained without sacrificing the low "ON" resistance ( $75\Omega$ ) or low leakage current ( $500pA$ ), the main features of an analog switch.

The AD7510DI and AD7511DI consist of four independent SPST analog switches packaged in either a 16-pin DIP or a 20-terminal surface mount package. They differ only in that the digital control logic is inverted. The AD7512DI has two independent SPDT switches packaged in either a 14-pin DIP or a 20-terminal surface mount package.

Very low power dissipation, overvoltage protection and TTL/CMOS direct interfacing are achieved by combining a unique circuit design and a dielectrically isolated CMOS process. Silicon nitride passivation ensures long term stability while monolithic construction provides reliability.

#### ORDERING INFORMATION<sup>1</sup>

##### Temperature Range and Package

0 to +70°C	-25°C to +85°C	-55°C to +125°C
Plastic DIP	Hermetic	Hermetic
AD7510DIJN	AD7510DIJQ	AD7510DISQ
AD7510DIKN	AD7510DIKQ	AD7510DITQ
AD7511DIJN	AD7511DIJQ	AD7511DITQ
AD7511DIKN	AD7511DIKQ	AD7512DISQ
AD7512DIJN	AD7512DIJQ	AD7512DITQ
AD7512DIKN	AD7512DIKQ	
PLCC <sup>2</sup>		LCCC <sup>3</sup>
AD7510DIJP		AD7510DISE
AD7510DIKP		AD7511DISE
AD7511DIJP		AD7511DITE
AD7511DIKP		AD7512DISE
AD7512DIJP		AD7512DITE
AD7512DIKP		


#### NOTES

<sup>1</sup>To order MIL-STD-883, Class B processed parts, add 883B to part number. See Analog Devices' 1987 Military Product Databook military data sheet.

<sup>2</sup>PLCC: Plastic Leaded Chip Carrier.

<sup>3</sup>LCCC: Leadless Ceramic Chip Carrier.

#### AD7510DI/AD7511DI/AD7512DI FUNCTIONAL BLOCK DIAGRAMS AND PIN CONFIGURATIONS




#### CONTROL LOGIC

AD7510DI: Switch "ON" for Address "HIGH"


AD7511DI: Switch "ON" for Address "LOW"

AD7512DI: Address "HIGH" makes S1 to Out 1 and S3 to Out 2

#### PIN CONFIGURATIONS



#### PLCC



## SPECIFICATIONS ( $V_{DD} = +15V$ , $V_{SS} = -15V$ unless otherwise noted)

### COMMERCIAL AND INDUSTRIAL VERSIONS (J, K)

PARAMETER	MODEL	VERSION	+25°C (N, P, Q, E)	0 to +70°C (N, P) -25°C to +85°C (Q)	TEST CONDITIONS
<b>ANALOG SWITCH</b>					
$R_{ON}$	All	J, K	$75\Omega$ typ, $100\Omega$ max	$175\Omega$ max	$-10V \leq V_D \leq +10V$ $I_{DS} = 1.0mA$
$R_{ON}$ vs $V_D$ ( $V_S$ )	All	J, K	20% typ		
$R_{ON}$ Drift	All	J, K	$+0.5\%/^{\circ}C$ typ		$V_D = 0$ , $I_{DS} = 1.0mA$
$R_{ON}$ Match	All	J, K	1% typ		
$R_{ON}$ Drift Match	All	J, K	$0.01\%/^{\circ}C$ typ		
$I_D$ ( $I_S$ ) OFF <sup>1</sup>	All	J, K	0.5nA typ, 5nA max	500nA max	$V_D = -10V$ , $V_S = +10V$ and $V_D = +10V$ , $V_S = -10V$
$I_D$ ( $I_S$ ) ON <sup>1</sup>	All	J, K	10nA max		$V_S = V_D = +10V$ $V_S = V_D = -10V$
$I_{OUT}^1$	AD7512DI	J, K	15nA max	1500nA max	$V_{S1} = V_{OUT} = \pm 10V$ , $V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V$ , $V_{S1} = \mp 10V$
<b>DIGITAL CONTROL</b>					
$V_{INL}^1$	All	J, K		0.8V max	
$V_{INH}^1$	All	J		3.0V min	
$V_{INH}^1$	All	K		2.4V min	
$C_{IN}$	All	J, K	7pF typ		
$I_{BNH}^1$	All	J, K	10nA max		$V_{IN} = V_{DD}$
$I_{INL}^1$	All	J, K	10nA max		$V_{IN} = 0$
<b>DYNAMIC CHARACTERISTICS</b>					
t <sub>ON</sub>	AD7510DI	J, K	180ns typ		$V_{IN} = 0$ to +3.0V
	AD7511DI	J, K	350ns typ		
t <sub>OFF</sub>	AD7510DI	J, K	350ns typ		
	AD7511DI	J, K	180ns typ		
t <sub>TRANSITION</sub>	AD7512DI	J, K	300ns typ		
$C_{OFF}$ ( $C_{OFF}$ )	All	J, K	8pF typ		$V_D$ ( $V_S$ ) = 0V
$C_{ON}$ ( $C_{ON}$ )	All	J, K	17pF typ		
$C_{DS}$ ( $C_{DS-OUT}$ )	All	J, K	1pF typ		
$C_{DD}$ ( $C_{SS}$ )	All	J, K	0.5pF typ		
$C_{OUT}$	AD7512DI	J, K	17pF typ		
$Q_{NJ}$	All	J, K	30pC typ		Measured at S or D terminal $C_L = 1000pF$ , $V_{IN} = 0$ to 3V, $V_D$ ( $V_S$ ) = +10V to -10V
<b>POWER SUPPLY</b>					
$I_{DQ}^1$	All	J, K	800μA max	800μA max	All digital inputs = $V_{INH}$
$I_{SS}^1$	All	J, K	800μA max	800μA max	
$I_{DQ}^1$	All	J, K	500μA max	500μA max	All digital inputs = $V_{INL}$
$I_{SS}^1$	All	J, K	500μA max	500μA max	
<b>PACKAGE OPTIONS<sup>2</sup></b>					
Plastic (N-14)	AD7512DIJN/KN				
Plastic (N-16)	AD7510DIJN/KN				
	AD7511DIJN/KN				
Cerdip (Q-14)	AD7512DIJQ/KQ				
Cerdip (Q-16)	AD7510DIJQ/KQ				
	AD7511DIJQ/KQ				
PLCC (P-20A)	AD7510DIJP/KP				
	AD7511DIJP/KP				
	AD7512DIJP/KP				

#### NOTES

<sup>1</sup>100% tested.

<sup>2</sup>See Section 13 for package outline information.

Specifications subject to change without notice.

#### CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



# EXTENDED VERSIONS (S, T)

PARAMETER	MODEL	VERSION	+25°C	-55°C to +125°C	TEST CONDITIONS
<b>ANALOG SWITCH</b>					
$R_{ON}^1$	All	S, T	100Ω max	175Ω max	$-10V < V_D < +10V$ $I_{DS} = 1mA$
$I_D (I_S)_{OFF}^1$	All	S, T	3nA max	200nA max	$V_D = -10V, V_S = +10V$ and $V_D = +10V, V_S = -10V$
$I_D (I_S)_{ON}^1$	All	S, T	10		$V_S = V_D = +10V$ and $V_S = V_D = -10V$
$I_{OUT}^1$	AD7512DI	S, T	9nA max	600nA max	$V_{S1} = V_{OUT} = \pm 10V$ $V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V$ $V_{S1} = \mp 10V$
<b>DIGITAL CONTROL</b>					
$V_{INH}^1$	All	S, T		0.8V max	
$V_{INH}^{1,2}$	AD7510DI	S		2.4V min	
	AD7511DI	T		2.4V min	
	AD7512DI	T		2.4V min	
	AD7511DI	S		3.0V min	
	AD7512DI	S		3.0V min	
$I_{INH}^1$	All	S, T	10nA max		$V_{IN} = V_{DD}$
$I_{INL}^1$	All	S, T	10nA max		$V_{IN} = 0$
<b>DYNAMIC CHARACTERISTICS</b>					$V_{IN} = 0$ to $+3V$
$t_{ON}^3$	AD7510DI	S,	1.0μs max		
	AD7511DI	S, T	1.0μs max		
$t_{OFF}^3$	AD7510DI	S, T	1.0μs max		
	AD7511DI	S, T	1.0μs max		
$t_{TRANSITION}^3$	AD7512DI	S, T	1.0μs max		
<b>POWER SUPPLY</b>					
$I_{DD}^1$	All	S, T		800μA max	All digital inputs = $V_{INH}$
$I_{SS}^1$	All	S, T		800μA max	
$I_{DD}^1$	All	S, T		500μA max	All digital inputs = $V_{INL}$
$I_{SS}^1$	All	S, T		500μA max	
<b>PACKAGE OPTIONS<sup>4</sup></b>					
Cerdip (Q-14)	AD7510DISQ				
Cerdip (Q-16)	AD7511DISQ/TQ				
	AD7512DISQ/TQ				
LCCC (E-20A)	AD7510DISE				
	AD7511DISE/TE				
	AD7512DISE/TE				

**NOTES**  
100% tested.  
A pullup resistor, typically 1-2kΩ is required to make AD7511DISQ and AD7512DISQ TTL compatible.  
Guaranteed, not production tested.  
See Section 13 for package outline information.  
Specifications subject to change without notice.


## ABSOLUTE MAXIMUM RATINGS<sup>\*</sup>

$V_{DD}$ to GND	+17V
$V_{SS}$ to GND	-17V
Overvoltage at $V_D (V_S)$	$V_{DD} + 25V$ or $V_{SS} - 25V$
(Continuous)	$V_{DD} + 20V$ or $V_{SS} - 20V$
Switch Current ( $I_{DS}$ , Continuous)	50mA
Switch Current ( $I_{DS}$ , Surge)	150mA
1ms Duration, 10% Duty Cycle	
Digital Input Voltage Range	0V to $V_{DD} + 0.3V$
Power Dissipation (Any Package)	


Up to +75°C	450mW
Derates above +75°C by	6mW/°C
Lead Temperature (Soldering, 10sec)	+300°C
Storage Temperature	-65°C to +150°C
Operating Temperature	
Commercial (JN, KN, JP, KP Versions)	0 to +70°C
Industrial (JQ, KQ Versions)	-25°C to +85°C
Extended (SQ, TQ, SE, TE Versions)	-55°C to +125°C

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## Typical Performance Characteristics




$R_{ON}$  as a Function of  $V_D (V_S)$




$R_{ON}$  as a Function of  $V_D (V_S)$




$I_S (I_{D/OFF})$  vs  $V_S$



$t_{TRANSITION}$  as a Function of Digital Input Voltage



$t_{ON}, t_{OFF}$  as a Function of Temperature



$t_{TRANSITION}$  as a Function of Temperature

## LM135/LM235/LM335, LM135A/LM235A/LM335A

### Precision Temperature Sensors

#### General Description

The LM135 series are precision, easily-calibrated, integrated circuit temperature sensors. Operating as a 2-terminal zener, the LM135 has a breakdown voltage directly proportional to absolute temperature at +10 mV/°K. With less than 1Ω dynamic impedance the device operates over a current range of 400 μA to 5 mA with virtually no change in performance. When calibrated at 25°C the LM135 has typically less than 1°C error over a 100°C temperature range. Unlike other sensors the LM135 has a linear output.

Applications for the LM135 include almost any type of temperature sensing over a -55°C to +150°C temperature range. The low impedance and linear output make interfacing to readout or control circuitry especially easy.


The LM135 operates over a -55°C to +150°C temperature range while the LM235 operates over a -40°C

to +125°C temperature range. The LM335 operates from -40°C to +100°C. The LM135/LM235/LM335 are available packaged in hermetic TO-46 transistor packages while the LM335 is also available in plastic TO-92 packages.

#### Features


- Directly calibrated in °Kelvin
- 1°C initial accuracy available
- Operates from 400 μA to 5 mA
- Less than 1Ω dynamic impedance
- Easily calibrated
- Wide operating temperature range
- 200°C overrange
- Low cost

#### Schematic Diagram




#### Typical Applications


Basic Temperature Sensor



Calibrated Sensor



Wide Operating Supply



#### Absolute Maximum Ratings

Reverse Current	15 mA
Forward Current	10 mA
Storage Temperature	
TO-46 Package	-60°C to +180°C
TO-92 Package	-60°C to +150°C

#### Specified Operating Temperature Range

	Continuous	Intermittent (Note 2)
LM135, LM135A	-55°C to +150°C	150°C to 200°C
LM235, LM235A	-40°C to +125°C	125°C to 150°C
LM335, LM335A	-40°C to +100°C	100°C to 125°C
Lead Temperature (Soldering, 10 seconds)	300°C	

#### Temperature Accuracy LM135/LM235, LM135A/LM235A (Note 1)

PARAMETER	CONDITIONS	LM135A/LM235A			LM135/LM235			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Operating Output Voltage	T <sub>C</sub> = 25°C, I <sub>R</sub> = 1 mA	2.97	2.98	2.99	2.95	2.98	3.01	V
Uncalibrated Temperature Error	T <sub>C</sub> = 25°C, I <sub>R</sub> = 1 mA		0.5	1		1	3	°C
Uncalibrated Temperature Error	T <sub>MIN</sub> < T <sub>C</sub> < T <sub>MAX</sub> , I <sub>R</sub> = 1 mA		1.3	2.7		2	5	°C
Temperature Error with 25°C Calibration	T <sub>MIN</sub> < T <sub>C</sub> < T <sub>MAX</sub> , I <sub>R</sub> = 1 mA		0.3	1		0.5	1.5	°C
Calibrated Error at Extended Temperatures	T <sub>C</sub> = T <sub>MAX</sub> (Intermittent)		2			2		°C
Non-Linearity	I <sub>R</sub> = 1 mA		0.3	0.5		0.3	1	°C

#### Temperature Accuracy LM335, LM335A (Note 1)

PARAMETER	CONDITIONS	LM335A			LM335			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Operating Output Voltage	T <sub>C</sub> = 25°C, I <sub>R</sub> = 1 mA	2.95	2.98	3.01	2.92	2.98	3.04	V
Uncalibrated Temperature Error	T <sub>C</sub> = 25°C, I <sub>R</sub> = 1 mA		1	3		2	6	°C
Uncalibrated Temperature Error	T <sub>MIN</sub> < T <sub>C</sub> < T <sub>MAX</sub> , I <sub>R</sub> = 1 mA		2	5		4	9	°C
Temperature Error with 25°C Calibration	T <sub>MIN</sub> < T <sub>C</sub> < T <sub>MAX</sub> , I <sub>R</sub> = 1 mA		0.5	1		1	2	°C
Calibrated Error at Extended Temperatures	T <sub>C</sub> = T <sub>MAX</sub> (Intermittent)		2			2		°C
Non-Linearity	I <sub>R</sub> = 1 mA		0.3	1.5		0.3	1.5	°C

#### Electrical Characteristics (Note 1)

PARAMETER	CONDITIONS	LM135/LM235 LM135A/LM235A			LM335 LM335A			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Operating Output Voltage	400 μA < I <sub>R</sub> < 5 mA		2.5	10		3	14	mV
Change with Current	At Constant Temperature							
Dynamic Impedance	I <sub>R</sub> = 1 mA		0.5			0.6		Ω
Output Voltage Temperature Drift			+10			+10		mV/°C
Time Constant	Still Air		80			80		sec
	100 ft/Min Air		10			10		sec
	Stirred Oil		1			1		sec
Time Stability	T <sub>C</sub> = 125°C		0.2			0.2		°C/chr

Note 1: Accuracy measurements are made in a well-stirred oil bath. For other conditions, self heating must be considered.

Note 2: Continuous operation at these temperatures for 10,000 hours for H package and 5,000 hours for Z package may decrease life expectancy of the device.





Precision Monolithics Inc.

# OP-10

## DUAL MATCHED INSTRUMENTATION OPERATIONAL AMPLIFIER

### FEATURES

- Extremely Tight Matching
- Excellent Individual Amplifier Parameters
- Offset Voltage Match ..... 0.18mV Max
- Offset Voltage Match vs Temp. .... 0.8μV/°C Max
- Common-Mode Rejection Match ..... 114dB Min
- Power Supply Rejection Match ..... 100dB Min
- Bias Current Match ..... 3.0nA Max
- Low Noise ..... 0.6μV<sub>p-p</sub> Max
- Low Bias Current ..... 3.0nA Max
- High Common-Mode Input Impedance ..... 200GΩ Typ
- Excellent Channel Separation ..... 126dB Min

### ORDERING INFORMATION†

T <sub>A</sub> = 25°C V <sub>OS</sub> MAX (mV)	HERMETIC DIP 14-PIN	OPERATING TEMPERATURE RANGE
0.5	OP10AY*	MIL
0.5	OP10EY	COM
0.5	OP10Y*	MIL
0.5	OP10CY	COM

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages. For ordering information, see 1990/91 Data Book, Section 2.

### GENERAL DESCRIPTION


The OP-10 series of dual-matched instrumentation operational amplifiers consists of two independent monolithic high-performance operational amplifiers in a single 14-pin dual-in-line package. Tight matching of critical parameters

is provided between channels of the dual operational amplifier.


The excellent specifications of the individual amplifiers and tight matching over temperature enable construction of high-performance instrumentation amplifiers. The designer can achieve the guaranteed specifications because the common package eliminates temperature differentials which occur in designs using separately housed amplifiers.

Matching between channels is provided on all critical parameters including offset voltage, tracking of offset voltage vs. temperature, noninverting bias currents, and common-mode and power-supply rejection ratios. The individual amplifiers feature extremely low offset voltage, offset voltage drift, low noise voltage, low bias current, internal compensation and input/output protection.

### PIN CONNECTIONS



### SIMPLIFIED SCHEMATIC (1/2 OP-10)



### OP-10 DUAL MATCHED INSTRUMENTATION OPERATIONAL AMPLIFIER

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
Differential Input Voltage	±30V
Input Voltage (Note 1)	±22V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
OP-10A, OP-10E	-55°C to +125°C
OP-10E, OP-10C	0°C to +70°C

DICE Junction Temperature (T <sub>J</sub> )	-65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)	+300°C

PACKAGE TYPE	θ <sub>JA</sub> (NOTE 2)	θ <sub>JC</sub>	UNITS
14-Pin Hermetic DIP (Y)	108	16	°C/W

### NOTES:

- For supply voltages less than +22V, the absolute maximum input voltage is equal to the supply voltage.
- θ<sub>JA</sub> is specified for worst case mounting conditions, i.e., θ<sub>JA</sub> is specified for device in socket for CerDIP package.

### INDIVIDUAL AMPLIFIER CHARACTERISTICS at V<sub>S</sub> = ±15V, T<sub>A</sub> = 25°C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-10A			OP-10			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	V <sub>OS</sub>		—	0.2	0.5	—	0.2	0.5	mV
Long-Term Input Offset Voltage Stability	ΔV <sub>OS</sub> /Time	Notes 1, 2	—	0.25	1.0	—	0.25	1.0	μV/Mo
Input Offset Current	I <sub>OS</sub>		—	1.0	2.8	—	1.0	2.8	nA
Input Bias Current	I <sub>B</sub>		—	±1	±3	—	±1	±3	nA
Input Noise Voltage	e <sub>np-p</sub>	Note 2: 0.1Hz to 10Hz	—	0.35	0.6	—	0.35	0.6	μV <sub>p-p</sub>
Input Noise Voltage Density	e <sub>n</sub>	f <sub>O</sub> = 10Hz Note 2: f <sub>O</sub> = 100Hz f <sub>O</sub> = 1000Hz	—	10.3	18.0	—	10.3	18.0	nV/√Hz
Input Noise Current	i <sub>np-p</sub>	Note 2: 0.1Hz to 10Hz	—	14	30	—	14	30	pA <sub>p-p</sub>
Input Noise Current Density	i <sub>n</sub>	f <sub>O</sub> = 10Hz Note 2: f <sub>O</sub> = 100Hz f <sub>O</sub> = 1000Hz	—	0.32	0.80	—	0.32	0.80	pA/√Hz
Input Resistance — Differential-Mode	R <sub>IN</sub>	Note 3	20	60	—	20	60	—	MΩ
Input Resistance — Common-Mode	R <sub>INCM</sub>		—	200	—	—	200	—	GΩ
Input Voltage Range	IVR		±13	±14	—	±13	±14	—	V
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ±13V	110	126	—	110	126	—	dB
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±3V to ±18V	—	4	10	—	4	10	μV/V
Large-Signal Voltage Gain	A <sub>VO</sub>	R <sub>L</sub> ≥ 2kΩ, V <sub>O</sub> = ±10V R <sub>L</sub> ≥ 500Ω, V <sub>O</sub> = ±0.5V, V <sub>S</sub> = ±3V, Note 3	200	500	—	200	500	—	V/mV
Output Voltage Swing	V <sub>O</sub>	R <sub>L</sub> ≥ 10kΩ R <sub>L</sub> ≥ 2kΩ R <sub>L</sub> ≥ 1kΩ	±12.5	±13.0	—	±12.5	±13.0	—	V
Slew Rate	SR	R <sub>L</sub> ≥ 2kΩ	—	0.17	—	—	0.17	—	V/μs
Closed-Loop Bandwidth	BW	A <sub>VCL</sub> = +1.0	—	0.6	—	—	0.6	—	MHz
Open-Loop Output Resistance	R <sub>O</sub>	V <sub>O</sub> = 0, I <sub>O</sub> = 0	—	60	—	—	60	—	Ω
Power Consumption	P <sub>d</sub>	Each Amplifier V <sub>S</sub> = ±3V	—	90	120	—	90	120	mW
Offset Adjustment Range		R <sub>P</sub> = 20kΩ	—	±4	—	—	±4	—	mV
Input Capacitance	C <sub>IN</sub>		—	8	—	—	8	—	pF

### NOTES:

- Long-Term Input Offset Voltage Stability refers to the averaged trend line of V<sub>OS</sub> vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V<sub>OS</sub> during the first 30 operating days are typically 2.5μV — refer to typical performance curves.
- Sample tested.
- Guaranteed by design.



#### **4.0 COMPONENT DATA SHEETS**

Data sheets for:

Lake Shore Cryotronics DT-500

Hastings DV-6R

Hastings DB-20

Texas Instruments TL084

Texmate PM-45XU

Analog Devices AD581JH

National Semiconductor LM339N

Texas Instruments 75452

Teledyne 643-1

Teledyne 645-2

National Semiconductor LM393AN

Analog Devices AD7512DIKN

National Semiconductor LM335Z

Precision Monolithics OP-10CY



## 5.0 APPENDIX

List of Relevant NRAO Technical Reports and Technical Memoranda.

VLBA Technical Report No. 1, Low-Noise, 8.4 GHz Cryogenic GASFET Front-End, S. Weinreb, H. Dill and R. Harris, August 29, 1984.

Electronics Division Internal Report No. 204, Temperature Readout Unit for Lake Shore Cryotronics Silicon Diode Sensors (DT-500 Series), Michael Balister, May 1980.

Calibration of the vacuum sensors on VLBA and JPL Front-Ends, Harry Dill, Jan 26, 1987. (This memorandum follows this list.)

VLA Technical Report No. 68, FRONT-END CONTROL MODULE, Module Type F14, David Weber, 5/15/92.

VLBA Technical Report No. 22, FRONT-END CONTROL MODULE, Module Type F117, Paul Lilie, Larry May, David Weber, January 1993.

Post-It™ brand fax transmittal memo 7871

# of pages &gt; 3

To	Gerry Petencin	From	S. Grayson
Co.		Co.	
Dept.		Phone #	
Fax #		Fax #	

NATIONAL RADIO ASTRONOMY  
Socorro, New Mexico

January 26, 1987

TO: VLBA Front End Maintenance Personnel

FROM: Harry Dill

SUBJECT: Calibration of the vacuum sensors on VLBA and JPL front ends.

TOOLS REQD: Small flat bladed screw driver.

The vacuum sensor circuits in the field have a tendency to drift upward over time. The cause of this is possibly contamination of the thermocouple. The extent of this problem needs to be determined, and can be done by keeping accurate field repair records.

Two circuits exist for sensing vacuum. Vd-dewar vacuum and Vp-pump vacuum. These circuits are on the sensor card, which is the second from the top in the card cage. Each circuit has two potentiometers for setting a zero point and an atmosphere point. These two set points are coupled together so that changing one, will alter the other slightly.

Outlined here is a procedure for calibration of the vacuum sensors in the field. If these do not work, then the unit should be returned to maintenance. When ever this field calibration is performed a proper maintenance report form should be filed. This is the only way that data on this problem can be accumulated.

## PROCEDURE.

- 1) The Vp and Vd thermocouple gauges on the front end will be used as the reference points for ATM and ZERO. For this to work the front end must be cold, T15<25K.
- 2) Note the readings of Vd, Vp, T15, T50, T300 from the readout panel and record them on the maintenance sheet.
- 3) To ensure that the solenoid or the refrigerator will not be disturbed during the calibration process, the AC power plug, connected to J-1, should be connected directly to the refrigerator power receptacle. This removes power to the solenoid, and bypasses the control card for powering the refrigerator.

- 4) Disconnect the vacuum hose from the front end and seal it off at the pump end such that other front ends can use the pump if required. (During the calibration the pump will turn on an off depending the Vd reading.)
- 5) Remove the cover to the card cage (two thumb screws located on either side of the readout panel) and locate the sensor card (second from the top). Then locate four trimpots labeled D ZERO, D ATM, P ZERO and P ATM. Do not turn any other trimpots as they may effect the calibration of the receiver.
- 6) With the Vx, Vx is either Vd or Vp depending upon which circuit is being calibrated, plug connected to the Vp thermocouple the reading for Vx should be 10.0. Turning the multi-turn trimpot X ATM, again X is either P or D, should bring the readout to 10.0 if required. Note that the readout takes several seconds to stabilize after turning the trimpot, so turn it slowly.
- 7) Connect the Vx plug to the Vd thermocouple. The reading for Vx should be 0.0. Adjust X ZERO to bring this reading to 0.0 +/- .005.
- 8) Recheck the ATM reading and ZERO reading by repeating steps 6 and 7.
- 9) Reconnect the vacuum line. reconnect plugs Vp and Vd properly. Replace the card cage cover and reconnect the AC power to J-1 and the refrigerator AC power to itself.

#### NOTES

a) A reading of Vd >.420 will activate a pump request. This will be activated at all times unless the front end is commanded to the OFF mode. If the front end is issuing a pump request and is cold and running properly then this indicates that the vacuum sensor has drifted upward.

