NATIONAL RADIO ASTRONOMY OBSERVATORY Socorro, New Mexico

VLBA TECHNICAL REPORT NO. 33

FRONT-END F109 (23 GHz) CARD CAGE

Addendum to VLBA TECHNICAL REPORT NO. 20

Gerry Petencin and David Weber January 15, 1995

Table of Contents

1.0	INTRODUCTION		1	
2.0	THEORY OF OPERATION		1	
	2.1 Front-End Block Diagram		1	Į
	2.2 Front-End Interface Signals and Characteristics		3	•
	2.3 Front-End Modes and Cryogenic States		4	ł
	2.4 Cryogenic Control Equations		4	ł
	2.5 Control Card Description	· • • • ·	5	;
	2.6 Monitor Card Description	· • • • •	9)
	2.7 Sensor Card Description		11	L
	2.8 FET Bias Card Description		19)
	2.9 RF Card Description	· • • •	23	j
	2.10 Dewar DC Interface Description		25	5
	2.11 AC Circuitry Description		26	5
	2.12 DVM Readout Values and Tolerances		27	7
	2.13 Monitor and Control System Readout			
	2.14 Band, Serial Number, and Modification Level Encoding		29)
	2.15 Front-End DC Power and Quality Ground		29)
	2.16 Wire List Problems		29)
3.0	LIST OF RELEVANT NRAO DRAWINGS	,	31	l
4.0	COMPONENT DATA SHEETS		33	3
5.0	APPENDIX		3	5
	5.1 List of Relevant NRAO Technical Reports and Memoranda	•••	3.	5
	5.2 Vacuum Sensor Field Calibration Procedure		3.	5

List of Illustrations

Figure 1	Monitor Panel
Figure 2	DV-6R Connections
Figure 3	DT-500 Cryogenic Sensor Response Curve
Figure 4	Dewar Feedthrough Label
Figure 5	VLBA F109 Electronics Screen
Figure 6	VLBA F109 Cryogenics Screen

1.0 INTRODUCTION

Technical Report No. 33 is an addendum to VLBA TECHNICAL REPORT NO. 20 (F109, 23 GHz). This report augments the RF, thermal and physical descriptions contained in TECHNICAL REPORT NO. 20 (TR 20) by describing the card cage circuitry and its interfaces with the RF amplifiers, vacuum and temperature sensors, vacuum valve, refrigerator, heater, calibration, and Monitor and Control system. The temperature and pressure transducer characteristics are also described. Since the Front-End's RF and thermal characteristics are described in TR 20, these topics are not included in this addendum.

An important graphic feature of the Theory of Operation (Section 2.0) is a detailed Front-End block diagram that shows all Front-End interconnect and interface circuitry. Reduced scale copies of the schematic and assembly drawings for the five card types and the associated BOM are included. The card descriptions include alignment procedures.

Section 3 contains a list of relevant NRAO Technical Reports and memoranda.

Section 4 contains data sheets for special-purpose components used in the card cage circuitry.

Since TR 20 contains several figures and topics referenced by this text and also BOM, assembly, and card cage wire list drawings, they are not included in this addendum. These figures, topics and drawings are referenced in the circutry descriptions as required.

2.0 THEORY OF OPERATION

2.1 Front-End Block Diagram and Related Drawings

Drawing C53209K003, following this text, is the F109 Front-End block diagram and provides a functional overview of the F109 circuitry. It shows the card cage, dewar, pressure and temperature transducers, vacuum valve, refrigerator control, and Monitor and Control interface circuitry. The five card types are shown in block form; the card's schematic, assembly and BOM drawings are included for reference in the circuit card descriptions.

I/O connector pins and signals are tabulated in section 2.3. Figure 1, following the block diagram, shows the card cage connector configuration.

The F109 card cage assembly drawing is D53209A004 and a reduced-scale copy is shown on TR 20 page 92. A more legible 11x17 copy follows this text. The card cage BOM is A53209B004 and is shown on TR 20 page 63. The card cage wire list is A53204W001 and starts on TR 20 page 76. Card cage I/O connector locations are shown on wire list Sheet 14, page 89. There are several wire list errors; these are described in Section 2.16.







н9	ACCESS HOLE	DETAIL	CONN # (BEF.)
	· LOWER		PIZ
;	MIDDLE	C	PI4
	LOWER	З	PIB
14	UPPER	4	215
L	UPPER	A	P16

			Bom A	57 A532094	1001	
ISE SPECIFIED RE IN INCHES	YLAA	23 GHZ FRONT C	NO	NATIONAL R ASTRONO OBSERVAT	ADIO MY ORY	A
		ASSY CA	CH2	DRAME BY G.MORRIS DERIGHED BY	0477 10-87	
2	E	SHEET IS	WINDER D5	7.09 A004 MEY	SCALE IT!	
2		-		1		

2.2 Front-End Interface Signals and Characteristics

Card Cage I/O Panel Connectors

J2-Monitor			J5-PWR, Control & ID J				13-D	JЗ-Dewar Bias, LED & Темр		
Pin	Name	Function/Type	2	Pin	Name	Function	1/Туре	Pin	Name	Function/Type
1	VP	PUMP VAC Mon	analog	1	GND	POWER GROU	IND	1	TSA Ret	(15K) Ret/analog
2	VD	DEWAR VAC Mor	n/analog	2	+15	+15V/FE Po	wer	2	TSA Sig	(15K) Sig/analog
3	15K	15K TEMP Mon	anal og	3	- 15	-15V/FE Po	wer	3	TSB Ret	(50K) Ret/analog
4	50K	50K TEMP Mon	analog	4	Not	Used		4	TSB Sig	(50K) Sig/analog
5	300K	300K TEMP Mor	n/analog	5	Not	Used		5	LCP GAT	E 1 BIAS/analog
6	ACI	AC CURRENT MO	n/analog	6	х	CONTROL BI	T/TTL	6	LCP DRA	IN 1 BIAS/analog
7	RF1	RCP STAGE 1 M	Ion/analog	7	С	CONTROL BI	T/TTL	7	LCP GAT	E 2 BIAS/ananlog
8	RF2	OTHER STAGES	Mon/analog	8	н	CONTROL BI	TITL	8	LCP DRA	IN 2 BIAS/analog
9	LF1	LCP STAGE 1 N	ion/analog	9	PA	FE PARITY/	TTL	9	LCP GAT	E 4 BIAS/analog
10	LF2	OTHER STAGES	Mon/analog	10	Not	Used		10	LCP DRA	IN 3 BIAS/analog
11	LED	LED VOLTAGE	lon/analog	11	CAL	+28V DRIVE	CMD	11	LCP GAT	E 4 BIAS/analog
12	Not Us	ed		12	HI C	AL +28V DRI	VE/CMD	12	LCP DRA	IN 4 BIAS/analog
13	QGND	QUALITY GND/a	analog	13	GND	Not Used*	•	13	RCP GAT	E 1 BIAS/analog
14	SENS	TEMP SENSE A	Mon/analog	14	FO	LSB	/TTL	14	RCP DRA	IN 1 BIAS/analog
15	Not Us	ed		15	F1	FREQUENC	Y /TTL	15	RCP GAT	E 2 BIAS/analog
16	Not Us	ed		16	F2	ID	/TTL	16	RCP DRA	IN 2 BIAS/analog
17	Not Us	ed		17	F3	MSB	/TTL	17	RCP GAT	E 3 BIAS/analog
18	Not Us	ed		18	S0	LSB	/TTL	18	RCP DRA	IN 3 BIAS/analog
19	Not Us	ed		19	S1	LSB	/TTL	19	RCP GAT	E 4 BIAS/analog
20	S	SOLENOID MON	TTL	20	S2	SERIAL	/TTL	20	RCP DRA	IN 4 BIAS/analog
21	Р	PUMP REQUEST	MON/TTL	21	S3	NUMBER	/TTL	21	DEWAR G	ND Not Used*
22	м	MANUAL MON/T	TL	22	S 4	ID	/TTL	22	LED	LED DRIVE/analog
23	х	CONTROL	MON/TTL	23	S5	MSB	/TTL	23	Not Use	•d
24	С	MODE	MON/TTL	24	MO	MODIFICATI	ON/TTL	24	DEWAR H	IEATER/150 VAC
25	H	MONITOR	MON/TTL	25	M1	MSB	/TTL	25	DEWAR H	EATER RET/AC
J4-	Auxili	ary		J1-	AC Pou	er Interfac	e.	j	6 RCP C	DUTPUT
Pin	Name	Function/Type		Pin	Name	Function/Ty	/pe		IT LCP C	NTPUT
1	AC+	CURRENT MON/a	nalog	1	ø1	SHIFTED PHA	SE/150 VAC		18 PHASE	CAL INPUT
2	AC-	CURRENT MON/a	nalog	2	¢2	LINE PHASE	150 VAC			• • • • •
3 4 5 t	P GND hrough	PUMP REQUEST (GROUND PUMP RI 9, Not Used	CMD/TTL EQ RET/GND	3	R	RETURN				

DEWAR DC FEED THROUGH - See Figure 4 in TR 20, Section 2.10.

AC Power Cables

See page 18, Wire List A53209W001, Sheet 8 (TR 20 page 83) and F109 FE Block Diagram C53209K003 for connections.

P12 Refrigerator AC Power J12

P13 AC power to Elapsed Time Indicator J13

P14 AC drive to Solenoid J14

Vacuum Sensor Cables

See Wire List A53209W001, Sheet 7 (TR 20 page 82) and F109 FE Block Diagram C53209K003 for connections.

P15 Pump Vacuum Sense to Pump DV-R6 J15

P16 Dewar Vacuum Sense to Dewar DV-R6 J16

* Although TR 20, page 12 designates this pin as Ground, it is not wired; see page 87 (Wire List Sheet 9).

2.3 Front-End Modes and Cryogenics Control States

The F109 Front-End operates in two Modes: Local (manual) and CPU (remote). The mode is manually selected by S1, the Heat, Pump, Off, Load, Cool, CPU manual selector switch on the card cage Control-Monitor panel. When the switch pointer is in the CPU position, the mode is computer-remote; if the pointer is in any other position, the mode is Local-manual. When the switch is in the Local mode, the control computer cannot override the mode switch setting.

In both modes, there are five Cryogenic States selected by either the manual selector switch in the Local mode or by the control computer in the CPU mode. These five states are: Heat, Pump, Off, Load, and Cool. The table below briefly describes the operations performed by the cryogenic components as a function of the Cryogenic State. The three control discretes X, C, and \overline{H} (described in the Monitor Card description) determine the operation of the refrigerator, vacuum valve and pump request drive circuitry in the Control Card (described below).

State	Х	С	Ħ	Cryogenic Functions
OFF	1	0	1	No refrigerator power, heater power or vacuum pumping.
COOL	1	1	1	Normal cooled operation.
STRESS	1	0	0	COOL with a small added heat load to stress-test the cryogenic system.
HEAT	1	1	0	Fast warm-up of the dewar with 35 watts of heat added. PUMP REQ goes high when dewar vacuum is greater than 10 microns.
PUMP	0	1	0	No refrigerator or heater power. PUMP REQ is high. The vacuum solenoid is open when the manifold pressure is less than the dewar pressure.

In the CPU mode, three computer-commanded X, C, and \overline{H} control discretes from the F117 (VLBA) or the F14 (VLA) control the cryogenic state. \overline{H} is the standard terminology for this term and the bar on top does not imply logic negation. The * suffix denotes a logic negation; thus \overline{H} is true and \overline{H} * is false.

2.4 Cryogenic Control Equations

From the table above, it would appear that when the X, C and \overline{H} control bits are set to the state appropriate for a desired cryogenic state, the cryogenic functions are automatically activated. This implied automatic activation is not the case; the commanded action will happen only if TA (15 °K stage temperature), VD (dewar vacuum), and VP (pump vacuum) parameters are in ranges appropriate for these actions and the relationship between VD and VP is correct. Control logic equations for these cryogenic functions contain discrete terms which are a function of the parameter level and an associated threshold value. If the parameter is within the specified range, the term is true and is an enabling factor in the activation of the function. If a parameter is outside the specified range, it is false and the term inhibits the activation of the function. With the exception of the OFF state, which is unconditional, all equation terms must be true to activate the selected action. The + symbol denotes an OR function and the \bullet symbol denotes an AND function. Parenthesis brackets delimit an AND term and a * suffix denotes a logic negation.

When the logic equations are true, they activate the following:

L — activates a 1/2 W dewar power load to stress-test the refrigerator.

- P the Pump Request activates the vacuum pump.
- Q activates a 30 W power load to heat the dewar.
- R activates refrigerator AC power.
- S activates the solenoid valve to enable the vacuum pump to reduce dewar pressure.

The equations are:

$$\begin{split} L &= C^* \bullet \bar{H}^* \bullet (TA < 360 \ ^{\circ}K) \\ P &= (C + C^* \bullet \bar{H}^*) \bullet (VD > 3 \mu m) \\ Q &= (X^* + C^*) \bullet \bar{H} \bullet (TA < 360 \ ^{\circ}K) \\ R &= (C \bullet \bar{H}^* + C^* \bullet \bar{H}) \bullet (VD < 50 \mu m) \\ S &= (C + C^* \bullet \bar{H}^*) \bullet \{ (VD > 5 \mu m) \bullet (VP < VD) \bullet (TA > 30 \ ^{\circ}K) + (VD > 50 \mu m) \bullet (TA > 280 \ ^{\circ}K) \} \end{split}$$

These equations are implemented on the Control Card, schematic D53200S003, described below. The X, C and \overline{H} control discretes come from the Monitor Card, schematic D53200S005, described below. The TA, VD and VP analog signals come from the Sensor Card, schematic DD53200S002, described below.

2.5 Control Card Description

The Control Card (schematic D53200S003) is installed in slot 7 and implements the cryogenic control logic equations described above. During the following discussion, refer to the reduced copy of this drawing following this text. A description of the implementation of these control equations follows a description of the card inputs and outputs.

The card inputs are the TTL level X, C and \overline{H} control terms from the Monitor Card and the TA, VD and VP analog signals from the Sensor Card. TA is the 15 °K stage dewar temperature, VD is dewar vacuum and VP is the pump vacuum.

The card outputs are P, the pump request discrete, and 150 VAC power to the refrigerator, vacuum solenoid, 760 Ω dewar heater resistor and the 5 k Ω dewar heater limiting resistor. The AC power outputs are switched by relays K1 through K5. During the following discussion refer to TR 20 Figure 1.3.3, on page 18, which shows the Front-End AC wiring. Note that a PCB track connects the 150 VAC unshifted phase input on pin X (designated 150V A on the schematic) to pins Y, W and S. Also note that a PCB track connects the 150 VAC shifted phase input on pin U (designated 150V C on the schematic) to pin V. The AC circuitry is described in Section 2.11.

See Block Diagram C53209K003 for the Control Card connections. Wire list A53209W001, page 83, also describes the wiring connections.

The control equations are implemented in LS-TTL digital logic. The analog signals are thresholdcompared and the comparator outputs are compatible with TTL logic. The comparator threshold levels are described below.

Three LM339N analog comparator outputs change state at three preset levels of TA. The U1-1, U1-2 and U1-14 outputs switch states when TA>30 K, TA>280 K and TA<360 K, respectively.

Three LM339N analog comparator outputs change state at three preset levels of VD. The U2-1, U2-2 and U2-14 outputs switch states when VD>3 μ m, VD>5 μ m and VD<50 μ m, respectively. One LM339N comparator, U2-13, compares VD with VP and switches high when VP<VD.

An analog comparator is a form of operational amplifier whose output makes large level changes for small differences in the two input terminals. Typically, one of the inputs, either the + or - input, is connected to a preset reference level. When the other input slightly exceeds or is slightly less than the reference input, the output makes a large change.

The LM339N comparator output is high when the voltage on the negative (-) input is more negative than the voltage on the positive (+) input. Comparators can be either inverting or non-inverting depending upon the choice of inputs for reference level and input signal. U1-14 is an inverting comparator because the + input is connected to a reference voltage and the negative (-) input is connected to the variable signal. The output swings low if the variable signal is more positive than the reference level. The operation is analagous to an inverting operational amplifier. The non-inverting comparator has the - input connected to the reference level and the variable signal is connected to the + input. The output swings high (positive) when the variable signal is more positive than the reference level. The operation is analagous to a non-inverting operational amplifier. U1-1, U1-2, U2-1, U2-2 and U2-14 are non-inverting comparators. U2-13 is a basic comparator because both inputs are variable levels. An LM339 data sheet is included in Section 4.

The comparator outputs have positive feedbacks so that the comparator's switching thresholds exhibit hysterisis. The hysterisis effect (or signal overdrive requirement) requires that the variable analog signal swing past the level that would cause the output to switch if hysterisis were not a factor. The hysteresis property applies to both positive-going and negative-going levels of the variable signal. Hysterisis is often used in analog comparator circuits to eliminate noise-induced switching when the variable level is near the reference level. Low-level noise is generally present in analog signals and comparator hysterisis prevents noise-induced switching in this situation.

TA scaling is 10 mV/°K. The TA comparator reference levels and associated temperatures are: U1-1, +0.297 V (29.7 °K); U1-2, +2.816 V (282 °K); U1-14, +3.602 V (360 °K). The VD comparator reference levels and associated vacuums are: U2-1, +0.745 V (3 μ m); U2-2, +1.334 V (5 μ m) and U2-14, +4.521 V (50 μ m). These vacuum levels are based upon the chart of vacuum monitor voltage versus vacuum on page 15.

The TA comparator hysterisis values are: U1-1, 50 mV (5 °K); U1-2, 50 mV (5 °K), U1-14, 10 mV (10 °K). The VD comparator hysterisis values are: U2-1, 278 mV (\approx 1.8 µ); U2-2, 350 mV (\approx 3 µm); U2-14, 10 mV (\approx 0.4 µm) and U2-13, 50 mV (\approx 2 µm).

U10, an Analog Devices AD581JH precision voltage reference, provides a +10 volt DC reference for the comparator reference voltage dividers. Since the load on the AD581 does not vary and the FrontEnds operate at about 25 $^{\circ}$ C, the +10 reference is stable within a few millivolts. An AD581 data sheet is included in Section 4.

Refer to the equations above. Examination of the equations shows that the terms $C \bullet \overline{H}^*$ and $C^* \bullet \overline{H}$ are used in four of the five equations. These two terms are formed in OR-gates U6-6 and U6-11 and are combined as required in the equations. Since the X, C, and \overline{H} control discretes are used in all the equations, the yellow CR6 (X), red CR8 (C) and CR9 (\overline{H}) LEDs are provided to make it easier to check the card logic.

The solid-state relays K1, K2, K3 and K4 and their associated LEDs are driven by 75452 dual peripheral drivers. Each driver has a two input AND gate that drives an open-collector, high current sinking capacity output transistor. K1 through K5 are all solid-state relays with an LED input optically coupled to a solid-state AC switch.

L, the 1/2 watt load equation $L = C^* \bullet \overline{H} \bullet (TA < 360K)$, causes a 5 k Ω limiting resistor to be inserted in series with the 760 Ω dewar heater resistor. The resistor is inserted by closing relay K2; K3 is open in this state. (See the Front-End AC wiring schematic on TR 20 page 18.) The term T3 (TA < 360 °K) from comparator U1-14 is AND-ed with \overline{H} in U6-4. This is AND-ed with C* in U7-3 (a 75452) and the output is low when all three terms are high-true. The low-true output sinks current from +15 V through the coil of relay K2 and CR4, a yellow LED (5 k Ω). The relay's output switch connects the lower end of the 5 K Ω resistor to AC low.

Q, the dewar heater equation $Q = (X^*+C^*) \bullet \overline{H} \bullet (TA<360K)$, uses the $T3 \bullet \overline{H}$ product from U6-6. It is AND-ed with $X^* + C^*$ from U11-1 in gate U8-5 (a 75452). The output is low-true when all three terms are high-true and sinks current from +15 V through the LED of relay K3 and the red LED (HEATER), CR3. K3's output applies 150 VAC to the 760 Ω dewar heater resistor.

P is the pump request equation $P = (C+C^* \bullet H) \bullet (VD>3\mu m)$. AND gate U6-3 uses the $C + C^* \bullet H$ term from U5-3 (mentioned above) and the V1 term from comparator U2-1 (VD>3 μm). The output is high-true if both input terms are high-true. This P (pump request) output goes to the auxiliary connector pin J4-3 to drive an external vacuum pump control circuit. It is also connected to the monitor connector J2-21 to enable the monitor and control system to read the P state. CR7 (PUMP), a yellow LED, sinks current through inverter U3-2 from +5 volts when P is high.

R, the refrigerator power equation $R = (C \bullet \overline{H}^* + C^* \bullet \overline{H}) \bullet (VD < 50 \mu m)$, uses the $(C \bullet \overline{H}^* + C^* \bullet \overline{H})$ term from U5-6 (described above). This term is inverted to low-true by U3-8, which drives a 74LS32 gate U5-8. In this application, the 74LS32 functions as a low-true AND. The U5-8 output is low-true only if both inputs are low. V3, VD>50 μ m is the other U5 input. This term is high when VD>50 μ m and low when VD<50 μ m. Thus the U5-8 output is low when $(C \bullet \overline{H}^* + C^* \bullet \overline{H}) \bullet (VD < 50 \ \mu$ m). U8 is a 75452. The pin 1 input is connected to +5 through a 4.7 K Ω resistor so that output U8-3 is high when the equation is true. The U8-3 output sinks current from +15 V through K4's LED and a 750 Ω resistor. When K5 is actuated, it connects the 150 VAC return (or common) to the refrigerator. Note from the block diagram above that card pin X is connected to 150 VAC, Phase 1, the unshifted phase. This line drives a rectifier-divider-filter circuit consisting of CR2 (1N4007), R35 (10k Ω), R36 (1k Ω) and C9 (100 μ F). When the 150 VAC, Phase 1 power is present at the filter input, C9 charges to about 19.3 volts. Note that K4's contacts are connected to the junction of the 10 k Ω and 1 k Ω resistors and to the low side of the capacitor so that when K4 is actuated, the filter input is shorted. When the equation is true, K4 is not actuated, its contacts are open, and the capacitor is charged to about 19 volts. This DC voltage drives K5's LED, which closes its output contacts to pass the 150 VAC return (or common) to the refrigerator. Section 4 has data sheets for the 75452 and the relays.

S, the solenoid equation is the most complicated and is the OR sum of two sets of AND products. $S = (C+C^* \bullet \overline{H}) \bullet \{(VD > 5\mu m) \bullet (VP < VD) \bullet (TA > 30K) + (VD > 50\mu m) \bullet (TA > 280K)\}$. The term D (C+C*H) is common to both products. Consider the first set of products. The first term, C+C*H, is formed by U5-3. The second term, V2 (VD > 5\mu m), is the output of comparator U2-1. The third term, V4 (VP < VD), is the output of comparator U2-13. The fourth term T1, (TA > 30 °K), is the output of comparator U1-1. (VD > 5 µm), (VP < VD) and ((TA > 30 °K) are AND-ed in gate U4-6. The output is ORR-ed in gate U5-11, a 75452 driver, with the second product. The second product is formed in U4-12, which has the inputs V3 (VD > 50µm) and T2 (TA > 280 °K). The U5-11 output drives one input on U7-5. The other input is the D (C +C*H) term from U5-3. U7-5 sinks current through K1's LED and CR1 (SOL), a yellow LED. The SMON term, a monitor discrete, is formed in gate U4-8 by the output of U5-11 and D. The Solenoid valve is an inductive device and if it does not actuate, the solenoid's AC current demand can be as high as 0.40 amperes. To protect K1 from current-induced voltage surges, an MOV and series RC circuit are connected across K1's output. The MOV clips voltage peaks and the RC circuit provides additional surge protection to K1.

For convenience in maintenance, the card LEDs mentioned above and circuit level test jacks are placed on the card edge for easy access. LED and test jack labels are silkscreened on the card. See the card assembly drawing D53200A004 for the locations.

The card's +5 volt logic power is derived from +15 volt power by U9, a MC7805, 5-volt DC regulator.

Control Card Alignment

The Control Card does not have any alignment adjustments. There is not a Control Card tester or formal card alignment procedure but the circuit operations can be evaluated using the card's maintenance features, the Monitor Panel DVM and the Monitor Panel State Select switch, S1. The levels of four analog signals, TA (15 °K), VD, VP and ACI (AC current load), can be measured using the DVM. The states of the comparator outputs (via card test jacks) can be related to these analog signal levels. LEDs on the X, C and \overline{H} control discretes enable verification of the control inputs from the Monitor Card. LEDs on the outputs of the five equation's logic circuits indicate the state of the equation's logic output. The Monitor Panel's State switch S1 can be set to select any of the five possible manual-mode states. This will cause the X, C and \overline{H} states to activate the logic equations as described above. In most cases, the card circuitry can be evaluated by selecting a cryogenic state, noting the TA, VD, VP, and ACI analog levels, the associated comparator outputs, and the response of the solenoid, the refrigerator, vacuum pump, dewar heater, and 1/2 watt load to these signal levels and control states.





411

1/4 U5

11/4 U



	13. K4 - 643-1 14. K5 - MP240D4		*TTL
CONTROL LOGIC	· ·		
L=1/2 W Load	=C•H•(TA<360K)		-
P=Pump Request	=(C+C•H)•(VD>3µ)		
Q=Heater 30 W	$=(\overline{X}+\overline{C}) \cdot H \cdot (TA < 360K)$		
R=Refrigerator PWR	$= (C \bullet \overline{H} + \overline{C} \bullet H) \bullet (VD < 50 \mu)$		
S=Valve Open (Sol.	$On) \doteq (C + \overline{C} \bullet H) \bullet (VD > 5\mu) \bullet (VP <$	VD)•(TA>30K)	+(VD>50 μ)•(TA

_	_	_	_		
A TTE	CONT	ROL	BIT	OCTAL	SYSTEM
RIE	•		п	VALUE	MUDE
OL	1	1	1	7	NORMAL
AD	1	0	0	4	1/2 W LOAD
F	1	0	1	5	NO COOL, HEAT OR PUMP
MP	0	1	0	2	PUMP ONLY
AT	1	1	0	.6	PUMP AND HEAT (30W)
USED	0	0	0	0	LOAD
USED	. 0	0	1	1	OFF
USED	0	1	1	3	COOL

LOGIC 1=ON =HI LEVEL 0=OFF=LO LEVEL



>280K)



	2					1		
	REV	DATE	DRAWN BY	APPRVD BY		DESCRIPTION		
	C	9-94	TATE	PETENCIN	REVIS	SED AND REDRAW	/N	
	1			1	l I			
								Ы
	1					X 55 4-40UNC-28		
			_		NASH	ER, LOCK, #4	1	
U7-U8	AUGAT		608-	CG1		C-2A * 25 10NG	12	
U1-U6,U11	AUGAT		614-	CG1	SOCK	ET, 14-PIN	7	
U11 U10	ANALO	G DEVICE	IS SN74	IJH	REFER	ENCE, VOLTAGE	$\frac{1}{1}$	
U9	MOTOR	OLA	MC78	05CT	REGUL	ATOR, POSITIVE	1	1
U7,08 U6	TEXAS I	INSTRUMEN	IS SN754	LSO8N	GATE.	AND, 2-INPUT	1	1
U5	TEXAS I	NSTRUMEN	TS SN74	LS32N	GATE,	OR, 2-INPUT	1	
U4 U3	TEXAS	INSTRUMEN	(TS SN74	LS11N LS04N	GATE,	IER. HEX	$\frac{1}{1}$	
U1,U2	MOTOR	ROLA	LM33	9N	COMP	RATOR, QUAD	2	
TJ8 TJ6	E.F. J	IOHNSO IOHNSO	N 105-0	751-001	TEST	JACK, BLACK JACK, WHITE	1	C
TJ5	E.F	OHNSO	N 105-0	751-001	TEST	JACK, RED	1	
TJ3 TJ2,TJ4	E.F.	JOHNSO	N 105-0	751-001	TEST	JACK, GREEN JACK, YELLOW	12	
TJ1,TJ7	E.F	OHNSO	N 105-0	751-001	TEST	JACK, BLUE	2	
RV1 R45	ALEN	-BRADLE	970- Y RC07	2 GF751J	VARIST RESIST	OR, METAL OXIDE	귀	
R37.R38. R40.R42	ALLEN	-BRADLE	Y RC07	GF391J	RESIS	TOR,390,1/4W,5%	4	
R36 R35	ALLEN	-BRADLE -BRADLE	Y RC07	GF102J GF103J	RESIS RESIST	TOR,1K,1/4W,5%	+	
R34	ALLEN	-BRADLE	Y RC07	GF470J	RESIST	OR,47,1/4W,5%	1	
R32 R31 R43	ALLEN	-BRADLE	Y RC07	GF434J	RESIST	OR,430K,1/4W,5%	12	
R28	ALLEN	-BRADLE	Y RC07	GF22RJ	RESIST	OR,220K,1/4W,5%	1	
R26	DALE		RN55	C4532F	RESIST	OR,45.3K,1/8W,1%	+	
R23	ALLEN	-BRADLE	Y RC07	GF433J	RESIS	TOR,43K,1/4W,5%	1	
R21		-BRADI	RN55	C1542F	RESIS	OR,15.4K,1/8W,1%	1	
R16	DALE		RN55	C8061F	RESIST	OR,8.06K,1/8W,1%	1	
R13	ALLEN DALE	-BRADLI	RRC07	GF334J	RESIST	OR,330K,1/4W,5%	1	D
R11	DALE		RN55	C3571F	RESIST	OR, 3.57K, 1/8W, 1%	1	Б
R6	DALE	-BRADI	RN55	C3922F	RESIS	OR,39.2K,1/8W,1%	1	
	ALLEN	-BRADL	RC07	GF472J	RESIS	IOR,4.7K,1/4W,5%	10	
822 827 830	ALLEN	-BRADL	RC07	GF512J	RESIS	OR,5.1K,1/4W,5%	6 4	
R15.820	DALE		RN55	C3091F	RESIS	TOR, 3.09K, 1/8W, 1%	1	
K5	TELE	DYNE	S RSI-	1D4-21	RELA	Y	1	
K1-K3	TELEC	DYNE	645-	-2	RELA	Y	3	
CR8	GENERA	TT PACKA	ENT CMDS	5274C	LED,	GREEN	1	
CR3,CR9	GENER	L INSTRUM	ENT CMD5	5774C	LED,	RED	2	
CR2	MOTO	ROLA	IN40	07	DIOD	E YELLOW	1	
C9	MALL	ORY	CSR1	3E107KP	CAPAC	ITOR,TANT., 100uf,50V	1	
C8	SPRA	GUE	6PS-	-S47	CAPA	CITOR,47uf,600V	1	
C4-C6	MALL	ORY	CSR1	3E156KP	CAPAC	TTOR, TANT., 15uf, 20V	3	
C1-C3	KEME	T	C3300	104M5U5CA	CAPA	CITOR, 1uf,50V	3	
REF. DES	S. MANU	JFACTUR	ER PART	NUMBER	DUAN	DESCRIPTION	QTY	Δ
THERWISE SPE NS ARE IN IN	CHES	V L	ONHON		ND	NATIONAL RAD	00	1
.005		BA	OMMON	FROM E	NU	OBSERVATOR	Y	
Lang e Lang e		ļ				DRAWN BY	87801 E	
		E FROM	NT END	в		DESIGNED BY DAT	E 85	1
		ASSE	MBLY			APPROVED BY DAT S.WEINREB 9-	E 85	1
		SHEET 1	OF 1 DRAI	BCR D5320	0A00	4 NEV. C SCALE	2/1]

2.6 Monitor Card Description

The Monitor Card is installed in slot 3 and has two functions: mode-state control via S1 (the Monitor Panel Mode-State switch) and its associated logic and local analog monitoring using the Monitor Panel DVM and S2, the Monitor Select Switch. Drawing C53200S005 shows the Monitor Card circuitry. Section 4 contains a data sheet for the DVM, a Texmate PM-45XU 4½ digit panel meter.

The Monitor Panel is attached to the Monitor Card so that the card and panel are a single assembly. Figure 1 shows the Monitor Panel.



Figure 1 Monitor Panel

See F108 Block Diagram C53209K003 for the Monitor Card connections. Wire list A53209W001, page 79, also describes the wiring connections.

S1, the mode-state selector switch has six positions: HEAT, PUMP, OFF, LOAD, COOL and CPU. When the switch is in the CPU position, the Front-End is controlled by the control computer via F117 (VLBA) or F14 (VLA). In the other five positions, the Front-End cryogenic state is controlled by the setting of S1 as shown in the table in Section 2.3 above.

The Monitor mode-state logic is simple encoding and multiplexing logic. S1, the mode-state switch wiper, is connected to ground. The HEAT, PUMP, OFF, STRESS and COOL contacts are connected to +5 volt pull-up resistors and the inputs of U1, a 74LS148, 8-line to 3-line priority encoder. The sixth position, CPU A0, A1 and A2 outputs are the X, C, and \overline{H} control discretes, respectively. Since S1 has physical stops and the encoder inputs are low-true, the other three encoder inputs can safely float.

The X, C, and H encoder outputs are connected to the B inputs of U2, a 74LS157 quad 2-input multiplexer. The multiplexer A inputs are the X, C, and \overline{H}^* cryogenic state command inputs from the CPU (via F14 or F117). The multiplexer outputs drive the X, C, and \overline{H}^* inputs of the Control Card described in Section 2.5 above. The multiplexer A/B input selection is controlled by S1. When S1 is in the CPU position, the 2 k Ω pull-up resistor to +5 volts causes the multiplexer to select the A inputs; in any of the other five positions, the encoder outputs are selected. The three multiplexer outputs are

connected to the Control Card.

The choice of encoder states is rather important. If through some mischance or malfunction the C and H* bits are stuck high or low, the Control Card will assume either the COOL or LOAD states, the desired default cryogenic states.

Three OR gates in U3, a 74LS32, are used as isolating buffers on the X, C, and H lines to J2, the cryogenic state monitor outputs to F117 or F14 via J2. In the event of an inadvertant short on these lines, the buffers protect the X, C, and H inputs to the Control Card.

Gate U4-8 decodes the COOL state to sink current from a Monitor Panel red LED, CR2. When S1 is in the CPU position, gate U4-12 sinks current from a Monitor Panel red LED, CR1. The state of U4-12 is output to F117 and F14 via J2.

Five volt logic and DVM power is provided by U5, a 7805CT series regulator. Note that the DVM signal ground reference is Quality Ground from J2-13.

The Texmate PM-45-XU has jumper connectors to control its mode and the decimal point is selected by section 1 of the Monitor Select switch, S2. A pair of test jacks on the panel permits an external meter to be connected to the DVM input if there is some question about the DVM values. Since a DVM data sheet is included in Section 4, it is not described here.

Typical values and tolerances for the analog parameters measured by the DVM are described in Section 2.12.

There are no alignment adjustments for the Monitor Card. The card logic is so simple that it can be checked by setting the mode-state switch to the six positions and noting the states of the Monitor Panel LEDs (COOL and MAN) and the Control Card X, C, and \overline{H} LEDs.



	REV.	DATE	DRAWN BY	APPRV'D BY	DESCRIPTION	
	A	11-86	G MORRIS		CO8(60)17 - 07	
						C
			M=	=O MANI		
				ACTI	VE	
			M=	I CPU	MODE	Γ
					M.	
5% N			+5			
		12	i4		CRI	
			1/2 04 0	12	REC +5	(
5			Ly	200	5%	
			Ŧ	1741		
116	_ ۲		~			
14	4		^			
2	A 5	-19	С			F
3		_ 5 1	ਜ			
		ت	· · ·	B7	CB2	
+			10 1/2 0	408 200	5% GRN - 5	
Τ			+5	/ 1/4	W	Ι.
			12	4		1
T		·	131/31	J <u>}</u> [2 X	
		Ŧ	1	7		
_						
			2/131		3 C	F
	·	Ŧ	5			
			4/130	3[4 H	
	1	Ē				
IFIED	PROJ	FF	RONTE	ND	NATIONAL RADIO ASTRONOMY	1
	T				OBSERVATORY	
	L.	MON	NITOR I	BOARD	DRAWN BY G.MORRIS 8-30-6 DESIGNED BY DATE	
)	1				SWEINREIS 7-15-6	-
_			SHEET	DRAWING C	532005005 REV.B. SCALE	

⊥

REF.	PART	PART NO.	ITEM NO.
CI.	CAP Jut 50V	C330CI05M5U5CA	
Č2	CAP IS 12 OV TANT	CSRI3FI56KP	12
čā	CAP 22 IT 20V TANT	CSPI3E226KP	13
CRI	DIODE RED	MU5752	23
CB2	DIODEGREEN	MU64521	24
DI	RES 2K 1/4W 5%	BC076F202.1	è.
P2	RES 2K L/AW 5%	PC076F2021	é
03	DES 2K 1/AW 5%	PC076F202J	6
64	RES 2K 1/4W 5%	PC076E2023	ę
PS	DES 2KL/AW 57	PC076E2023	č
86	RES 200 1/2W 57	PC206E20L1	~
07	DES 200 1/2W 5%	RC20GF20IJ	2
66	DESIM LAW 57	PCO7GEIOS I	4
DO	DES IM LAW 57	PC076FI05J	ò
R9	DESIM LAW 57	RCO7GFI053	6
RIO	DEC 30 IN EY		2
Biz	RES SUTW SA	RC32GF 300J	e o
RIZ	10 741 5140	ENZAL ELADA	0
01	10 7415140	5N/4L5140N	13
02	10 7415157	5N/4L515/N	16
03	10 741532	5N 14L532N	15
04	10 741512	SN 14L SIZN	18
US	VULIAGE REG DV	780501	14
HI3	RES IM 1/4W 5%	RC076FI053	9
RI4	RES IM 1/4W 5%	RL0 76 F1053	9



COMPONENT SIDE

UOTES HOLES THAT ARE SHADED TO BE PLATED THRU.

	REV	DATE	DRAWN BY	APPRV'D BY	DESCRIPTION	
	> 104	FR	ONT EN	D	NATIONAL ASTRON OBSERVA	RADIO OMY TORY
	A C	SSY ARC	- moni" D	TOR	DESIGNED BY S. WENDEL APPROVED BY	DATE DATE DATE
DESCRIPTION	_		SHEET	NUMBER DS	2000006 MEX A	SCALEZX

DEILL DWG. 0532009004 SCH. DWG. C532005005

2.7 Sensor Card Description

The Sensor Card, slot 6, contains the interface circuitry for two Teledyne-Hastings DV-6R vacuum guages and two Lake Shore DT-500-KL diode temperature sensors. The vacuum guages sense dewar vacuum (VD) and the pump or manifold vacuum (VP) and the two diodes sense the 15 °K (TA) and 50 °K (TB) dewar temperature stages.

The conditioned VD, VP, and TA outputs of the Sensor Card are connected to the Control Card, slot 7, for use in controlling the Front-End's cryogenic states. They are also connected to the Monitor Card for local monitor readout on the DVM and to J2 for readout by the Monitor and Control System. A non-linear form of TA is also connected to J2 for Monitor and Control System readout. This signal has a higher sensitivity and potentially greater accuracy because it is not subjected to linearizing corrections. TB is not used by the Control Card but is connected to the Monitor Card for DVM readout and is also connected to J2 for Monitor and Control System readout. See Block Diagram C53209K003 for the Sensor Card connections. Wire list A53209W001, TR 20 page 82, also describes the wiring connections. The Sensor Card schematic is D53200S002 and the assembly drawing is D53200A003.

Teledyne-Hastings DV-R6 Vacuum Guages

The Hastings DV-6R vacuum gauge is a ruggedized, precision vacuum sensing guage with a specified range of 0 to 1000 μ m of Hg (sea-level atmospheric pressure is 760,000 μ m of Hg.). The DV-6R is a thermopile consisting of three identical noble-metal alloy thermocouples; see Figure 2 which shows the sensor and its connections to the VD interface amplifier. The + symbol indicates the thermal EMF polarity. The thermocouple alloys are Gold/Platinum and Platinum/Rhodium. All three thermocouples sense the gas pressure and the - (negative thermal EMF polarity) sides of all three are connected to DV-6R pin 8, which is simply a tie-point that is not connected to any external circuitry. The + sides of two thermocouples are connected to pins 3 and 5 and are heated by the AC excitation. The + side of the third thermocouple is connected to pin 7, is not heated by the AC excitation, and is analagous to the reference junction in a conventional thermocouple circuit. The thermal EMF of this third thermocouple is determined by the temperature of the sensed gas, is very small, and its polarity is in opposition to the thermal EMF of the heated thermocouples.

The vacuum-sensing properties of the DV-6R are a function of the sensed air's thermal conductivity, which decreases when the air pressure is decreased. A decreasing thermal conductivity increases the hot junction's temperatures, which increases the thermopile DC output. At a high vacuum, the hot junction temperature is about 300 °C. In the dewar and manifold vacuum-sensing applications, the DV-6R sensitivity is determined by the AC heating power delivered to the thermocouple junction; the Sensor Card VD ZERO and VP ZERO adjustments determine this power level. Hastings does not have an explicit mathematical expression for DC output as a function of the sensed air pressure but the DV-6R's output is



Figure 2 DV-6R Connections

roughly a logarithmic function of pressure. Hastings states that the DV-6R accuracy is about ± 2 % at a high vacuum ($\approx 1 \ \mu m$).

Page 15 (in TR 20) shows a graph of the Sensor Card vacuum interface circuit readout voltage versus dewar pressure. At a vacuum of 1 μ m Hg, and with the appropriate AC excitation, the nominal DV-6R sensitivity (output voltage change /vacuum change) is -161 mV/ μ m; this is the DV-6R's highest sensitivity. As pressure increases, the sensitivity rapidly decreases. At 1000 μ m the interface circuit output is +9652 mV and at sea level atmospheric pressure, the interface circuit output is +10,000 mV. The nominal sensitivity of -161 mV/ μ m at 1 μ m is the value used in Sensor Card alignment.

Hastings' vacuum thermopile interface circuit uses a center-tapped transformer secondary that drives pins 3 and 5 with a 0.38 volt, P-P square wave; this heats the two thermocouples connected back-to-back across pins 3 and 5. The primary is driven by a 5 kHz power oscillator. The thermopile's DC output connections are pin 7 (the + side of the unheated thermocouple) and the transformer center-tap. Relative to pin 7, the heated thermocouple's DC voltages on pins 3 and 5 are identical because the two heated thermocouples are in parallel. Hastings typically connects the DC output to an analog current meter with a 40 Ω current limiting resistor. The Hasting's interface's meter scale is calibrated for the sensor's working range.

The DV-6R interface circuits are aligned by substituting a Hastings DB-20 reference tube for the DV-6R. The DB-20 simulates the DV-6R at some high vacuum level, typically $2\mu m$. In a recent lab test, a Hastings DB-20 Reference Tube marked 2 μm was substituted for the DV-6R. The DB-20 DC output measured on pin L of the Sensor Card was -287 mV. Although this was slightly under the expected 322 mV, the Sensor Card circuit aligned normally. The vacuum interface alignment procedure is described below. A Hastings DV-6R data sheet is included in Section 4.

The vacuum guage interface circuitry is shown on the left half of the Sensor Card schematic drawing, D53200S002. Note that there are three connections to the DV-6R.

Vacuum Guage Interface Circuitry

The DV-6R vacuum gauges require an AC excitation. An oscillator and two power buffers provide the AC power to drive the thermopiles. The oscillator is U4-8, a TI TL084BCN operational amplifier used in an RC relaxation oscillator circuit. The oscillation results from an alternating sequence of capacitor charge-discharge ramps. One output cycle consists of a capacitor charge period and a capacitor discharge period; therefore the capacitor's voltage waveform is a sawtooth and the oscillator's output is a square wave. The amplifier's negative (-) input is connected to the capacitor-resistor junction. The amplifier's positive (+) input is connected to a center-tapped 48 k Ω resistive voltage divider, connected to the amplifier's output; therefore, the amplifier's + input voltage is always half the output voltage. Capacitor C14 is charged (or discharged) through resistor R81 until a switching threshold is reached; at the threshold, the amplifier's output switches to the opposite polarity. This causes the charging current polarity to reverse, so the capacitor begins to discharge (or charge). The TL084's two output levels are the positive and negative saturation limits, about +13.5 and -13.5 volts. The two switching thresholds are the levels at which the voltage difference between the two amplifier inputs is zero. Since the amplifier's + input is connected to the midpoint of the 48 k Ω resistive voltage divider, the switching thresholds are +6.25 and -6.25 volts.

The oscillator period is $2.2R_{81}C_{14}$, which is 52.8 μ S, so the frequency is about 18.9 kHz.

The + input connected to the voltage divider experiences positive feedback, which adds hysterisis to the switching thresholds. This prevents spurious noise-induced switching that might otherwise occur when the differential voltage between the inputs is very small. Low level noise is always present in virtually any analog circuit.

The voltage on the TL084 inputs are ± 6.5 volts above or below ground. This could be a problem in a conventional operational amplifier. The TL084 has JFET-inputs and is capable of operating with a differential input voltage of ± 30 volts and an input voltage of ± 15 volts. Section 4 has a data sheet for the TL084.

The oscillator output is clipped to a ± 6.2 volt square wave by a zenar diode clipping circuit. R79, a 2 k Ω resistor, isolates the amplifier from the clipper to prevent clipper overload. A pair of paralleled 1N821, 6.2 volt zenar diodes make a precise + and - 6.2 volt square wave that is nearly independent of temperature. The 1N821 has a temperature coefficient of 0.01 %/°C. The 1N823, which may be used as an alternate zenar, has the same zenar voltage but a 0.005%/°C temperature coefficient.

Since there are two vacuum sensors, two independent sets of DV-R6 drivers and conditioning amplifiers are required. The driver circuits are power buffers and the conditioning amplifiers are a differential amplifier driving an inverting amplifier. The Hastings catalog does not specify a resistance value for the thermopile but it's reasonable to assume that it is small, probably less than an ohm. This low resistance requires a low impedance, high current drive.

We first consider the VD power buffer, driven by the clipper circuit described above. The power buffer is U8-1, an inverting operational amplifier with Q1, an emitter-follower power transistor in the feedback loop. The transistor provides the low impedance, high current drive required by the DV-6R.

The DV-6R must be driven by an AC signal. Therefore, the buffer amplifier input and output are both AC-coupled. The input is AC-coupled via C_1 (0.01 µF). At 18.9 kHz, C_1 's impedance is about 800 Ω , small in comparison to R_7 (130 k Ω) and R_3 (50 k Ω). The amplifier output drive to the DV-6R is ACcoupled via C_2 , 10 µF. C_2 's impedance is about 0.8 Ω , small in comparison to the DV-6R impedance.

Note that Q1's collector is connected to ground; a 0.3 mA offset current from +10 volts into U8-2, the summing junction, shifts Q1's emitter Q-point to about -3.0 volts. This avoids clipping the DV-6R drive. Diode CR_5 across the transistor base-emitter junction prevents base-emitter reverse voltage protection.

The amplifier gain is controlled by the ratio of feedback to input resistance. The feedback resistor is R_1 , (10 k Ω) and the input resistance is R_7 (130 k Ω), and R_3 , (a 50 k Ω pot). The maximum and minimum gains are 0.076 and 0.055, respectively as a function of R_3 's setting. The clipper output is a 12.4 volt, P-P signal; with these two gain extremes, the corresponding Q1 output is about 0.95 volts P-P, and 0.69 volts, P-P. With R_3 set mid-range, the buffer output is about 0.79 volts P-P. Hastings uses a 0.38 volt drive across pins 5 and 3.

The drive is AC-coupled to the DV-6R pin 5 and the thermopile heating current flows through the two thermocouples to ground via DV-6R pin 3. The 100 pF capacitor across the 10 k Ω feedback resistor R₁₉ provides some high frequency pre-emphasis.

The DV-6R pin 7 output is amplified by cascaded amplifiers, U5-13 (noninverting) and U6-6

(inverting). The DV-6R thermal EMF output on pins 5 and 7 is a DC output that is connected to the inputs of differential amplifier U6-13. Note from Figure 2 that the two heated thermocouple's thermal EMFs are in opposition, thus pin 5 is actually at DC ground; this was verified in a recent measurement.

The DV-6R's negative polarity, thermal EMF output on pin 7, drives U5-4, the amplifier's noninverting (+) input. Since the noninverting input is driven and the noninverting input is static at DC ground, the amplifier's output signal polarity is the same as the DV-6R pin 7 polarity.

Note that the DV-6R AC excitation is also a normal-mode input to U5-13. The AC level on DV-6R pin 7 is half the AC excitation voltage. The normal-mode component is reduced by resistor R_{86} so that the AC level on U5-3 is also half the excitation level. The normal-mode component of the AC excitation is also reduced by the two amplifier's low-pass filtering.

U5-13's gain is 50, determined by the R_9/R_{85} ratio. The 19.8 kHz AC signal on U5-13's inputs is filtered by capacitor C₄ across U5-13's feedback path. This capacitor in conjunction with R_{84} forms a single-pole, low-pass filter having a -3 dB frequency of about 3 Hz. Inverting amplifier U5-6 has a gain of 10, and capacitor C₈ provides additional AC filtering. U5-6's -3dB frequency is about 32 Hz.

When the pressure is 1 μ m, the U5-13's output is - 8.050 volts (50 x -0.161). When the air pressure is high, U5-13's output is very small.

The next amplifier stage, U5-6, is an inverting amplifier with a gain of 10. Note that the + input of U5-6 is biased to about +1 volt by the resistive voltage divider to +10 volts. This also causes the - input to be biased to the same +1 volt level. If the U5-13 output is about zero volts, which is the atmospheric pressure level output of the DV-6R, the U5-6 output is +10 volts. If the U5-13 output is - 8.050 volts, the result of a 1 μ m pressure in the DV-6R, the U5-6 output is zero volts.

The VD amplifier output may be measured at TJ-5; TJ7 is analog ground. The amplifier's three outputs (MON OUT, METER, and VD) have isolation resistors R_{16} (2 k Ω), R_{17} (10 k Ω) and R_{18} (100 Ω), respectively. The METER OUT signal could be used to drive an analog meter but is not used in F103. The MON OUT is also not used in F103. The VD output is connected to the Control Card (slot 7), the Monitor Card (slot 3), and to J2-2 for readout by the Monitor and Control System.

The VP power buffer (U8-14 and Q2) is similar to the VD power buffer but provides a slightly lower drive for its DV-6R; R_7 in the series attenuator is 200 k Ω . The maximum and minimum drives as a function of the R_7 setting are 0.49 and 0.30 volts, P-P respectively. With R_{21} set mid-range, the AC drive is 0.40 volts, P-P, close to Hastings drive level.

Vacuum Sensor Interface Circuit Alignment

This alignment procedure was abstracted from VLBA Technical Report No. 1.

The two DV-6R interface circuits are aligned by using a Sensor Card Tester. The tester contains a Hastings DB-20 Reference Tube, which simulates the output of a DV-6R at a specified vacuum level, typically 2 to 3 μ m, printed on the side of the Reference Tube. The vacuum interface circuitry in the tester has a VD/VP selector switch to connect the DB-20 to either interface circuit and a ZERO/ATMOS toggle switch for the two adjustments. The DV-6R interface circuits have two alignment adjustments, VP ZERO (or VD ZERO) and VP ATMOS (or VD ATMOS). The VP ZERO adjustment determines the AC drive level to the buffer circuit and the VP ATMOS adjustment determines the DC offset to the U6-6 (or U5-6) output amplifiers. In aligning the card's two DV-6R interface circuits, the tester's ZERO/ATMOS switch is first set to the ZERO position and the card's VP (or VD) ZERO potentiometer is adjusted to produce an output of 161 mV times the DB-20 reference pressure value. The output can be measured at TJ6 (or TJ5) on the tester on the EXT DVM jack or by the Monitor Panel DVM. Next, the ZERO/ATMOS is set to the ATMOS position and the VP (or VD) ATMOS potentiometer is adjusted to produce an output of +10230 mV (about positive full-scale on a 5 mV/LSB, 12-bit A/D converter). In the ATMOS position, the tester presents an open circuit to the interface circuit in place of the DV-6R; this causes the full-scale output. Section 4 contains a Hastings DB-20 data sheet. A field calibration procedure for the DV-6R vacuum sensors is included in the Appendix, Section 5.

DT-500 Temperature Sense Diodes, TSA and TSB

The temperatures of the dewar 15 °K and 50 °K stations is sensed by two Lake Shore DT-500-KL diode temperature sensors, TSA and TSB. The 15 °K stage conditioned signal is TA and TB is the 50 °K stage conditioned signal. Section 4 contains a data sheet for a similar Lake Shore diode temperature sensor. The 300 °K temperature is measured by a National Semiconductor LM335 chip and is described in the RF Card description, Section 2.9, below. Figure 3, on the next page, shows a plot of the DT-500 diode voltage vs. temperature. This plot was abstracted from NRAO EDIR Report No. 204, May 1980 by Michael Balister.

The diode's characteristics are determined by the diode equation: $I_F = I_S (e^{\frac{qV}{kT}} - 1)$. I_F is the diode forward current and I_S is the reverse-bias saturation current. Constants are: I_S , e, the electronic charge, and k, Boltzman's constant. Variables are I_F , V, the diode voltage, and T, the diode temperature, °K. If I_F is maintained at a constant value, there are only two variables, V and T. By using a suitable conversion table and holding I_F at a constant value, T may be determined by measuring V. Note from the Lake Shore data sheets that if I_F is 10 µA, V is 1.345 volts at 13 °K and 0.519 volts at 300 °K.

Diode Interface Circuitry

Block Diagram C53209K003 shows the TSA and TSB diode wiring connections to the Sensor Card, which has two identical temperature interface circuits. The diode anodes are connected to analog ground (pins E and F) and the cathodes are connected to the current sources and temperature sense interface circuit inputs (pins 4 and H). The TA and TB diode interface circuits are shown in the right half of Schematic diagram D53200S002.

Implementation of a two-segment linearization circuit is suggested by the character of the DT-500 thermal response curve shown in Figure 3. The Sensor Card's diode interface circuitry is an adaptation of the design described in EDIR No. 204. 1

Consider the TA circuit. Transistor Q3 and associated components are the 10 μ A current sources for TSA. The base of Q3 is held at -8.8 volts by zenar diode CR₁ (V_z = 6.2 volts). Q3's collector current is determined by V_{CE} and the resistance between the emitter and -15 volts. Potentiometer R₃₉ adjusts the diode current to the 10 μ A value.

¹ Page 37, VLBA TECHNICAL REPORT NO. 1, August 29, 1984

Noninverting, unity-gain voltage followers, U1-1 and U2-1 isolate the diode's current source circuitry from the linearization circuitry. Since they simply buffer the diode's voltage, the amplifier's outputs are a nonlinear function of temperature. The TSA signal is connected to its linearization circuitry and to J2-14 for readout by the Monitor and Control System. R_{R7} , a 1 k Ω resistor, isolates the TA amplifier from the test point terminal TP1 and the nonlinear TA output on pin S. The nonlinear form of TA is not used by the Control Card and is not available to the Monitor Card DVM. The nonlinear TSB signal is only used by the TB linearization circuitry.



Figure 3 DT-500 Sensor Temperature Response

Note from the Lake Shore data sheets in Section 4 that at 13 °K, the nonlinear TA signal has a sensitivity (slope) of 21.9 mV/°K. The sensitivity decreases to 15.9 mV/°K at 24 °K. In this 11 degree region, the nonlinear TSA signal is more sensitive than the linearized TA and TB signals, which have a sensitivity of 10 mV/°K. In addition, in this region the nonlinear TA is more accurate than the linearized TA because the linearized signals are segmented approximations to the diode curve.

The TA and TB linearization circuitry approximates the diode's V versus T curve with two straight-line segment approximations, only one of which is operative at any given time. When the sensed temperature changes from one segment's range to the other segment's range, it crosses a segment transition temperature which causes the other segment's output signal to be selected for output. The segment amplifier's gains and offsets are adjusted for the best fit for its portion of the diode's V-T curve. The segment transition temperature is 27 °K. The linearized TA and TB signals can be adjusted to be in exact agreement with the diode V-T curves at 13, 18, 50 and 300 °K. Since TSB monitors the 50 °K stage, the lower temperature segment is never operative.

The linearization implementation consists of two independent segment gain paths with gain and offset adjustments appropriate for the segment, a segment signal level comparator, and a segment selector switch driven by the comparator.

The TA and TB linearization circuits are identical.

In each circuit both paths are driven by the input, unity-gain voltage follower, U1-1 or U2-1. The circuitry consists of two parallel-path independent, inverting operational amplifiers with different gains, an analog comparator that compares the two amplifier's outputs, an analog switch driven by the comparator that selects the most appropriate amplifier for output, and an inverting output amplifier.

Note from the schematic that one TA path is a HI GAIN path used for the higher temperature segment and the other path is the LO GAIN path used for the lower temperature segment. From the paragraph above describing the nonlinear TA signal, note that in the 13 to 24°K range, the diode's

sensitivity is greater than 10 mV/°K so the lower segment amplifier's gain must be less than 1. Also note that for temperatures greater than 25 degrees, the upper segment amplifier's gain must be greater than 1. 20 k Ω gain control potentiometers R₄₃ and R₄₄ control the gain of the two TA amplifiers U1-7 and U1-8. For extreme settings of these two potentiometers, the resultant gains are: 4.02 and 3.29, HI GAIN and 0.21 and 0.16, LO GAIN.

Both amplifiers use an offset current from an Analog Devices, AD581JH precision +10.000 reference voltage source. This chip was described in the Control Card description, Section 2.5. Potentiometers R_{40} and R_{47} , 100 k Ω , and 50 k Ω , respectively, are the offset current adjustments.

Comparator U3-1, a National Semiconductor LM393AN, compares the levels of the high and low gain amplifiers. If the HI GAIN level on the negative input (-) is more positive than the LO GAIN positive input (+), the output is low. In the converse case, the output is high. The comparator output is an open-collector transistor; a 22 k Ω pull-up resistor to +15 makes the output levels 0 and +15 volts. The LM393 features a very low input offset, typically 1 mV, important in this application.

U4 is an Analog Devices AD7512DIKN, dual-channel analog switch that selects either the HI GAIN signal or the LO GAIN signal as a function of the address (select control) input, pin 4. If pin 4 is high, the HI GAIN amplifier input on pin 9 is connected to the output, pin 10; if low, the LO GAIN signal on pin 11 is connected to the output. R_{74} provides isolation from the comparator for the control input and diode CR4 protects it in the event of a negative control input. The AD7512 features a low "ON" resistance, 75 Ω , and low leakage currents. Section 4 contains an AD7512DI data sheet.

Unity-gain, inverting amplifier U1-14 provides output buffering for the TA output on card pin D. R_{56} , a 100 Ω resistor, provides short-circuit protection for this output. The EXT MON output on pin 6 is not used in F109.

 $0.47 \ \mu F$ Capacitors across the operational amplifiers provide low-frequency filtering of the temperature signals.

TJ1 and TJ3 enable measurement of the LO GAIN amplifier outputs and TJ2 and TJ4 enable measurement of the TA and TB outputs, respectively. TP2 and TP3 terminals enable measurement of the HI GAIN amplifier's outputs.

The Sensor Card Tester uses potentiometers and a buffer amplifier simulates the diode temperature sensors. Using this tester, the TA and TB interface circuits are aligned as follows:

- 1. Set the DVM switch to TA.
- 2. Set the Mode switch to A-10 μ A and adjust the A-10 μ A potentiometer for a reading of 1000 on the DVM.
- 3. Set the MODE switch to TA/TB and the TEMP switch to SHORT and adjust the TA HI GAIN potentiometer for 4350 mV on the DVM. Adjust the TA LO GAIN potentiometer for 445 mV, on the A LO GAIN test terminal, read by an external DVM.
- 4. Set the TEMP switch at 50 and adjust the TA HI GAIN potentiometer for 500 mV on the tester DVM.
- 5. Set the TEMP switch at 300 and readjust the TA HI GAIN potentiometer for a reading of 3000 mV on the tester DVM. Repeat steps 4 and 5 until 500 mV and 3000 mV readings are obtained.

- 6. Set the TEMP switch at 13 and adjust the TA LO GAIN potentiometer for 130 mV on the tester DVM.
- 7. Set the TEMP switch at 18 and readjust the TA LO GAIN potentiometer for 180 mV on the tester DVM. Repeat steps 6 and 7 until 130 mV and 180 mV readings are obtained.
- 8. Repeat steps 1 through 7 for the TB circuit.



	8	7	2				1			
1				REV	DATE	DRAWN BY	APPRVD B	Y DESCRIPTION		1
				В	1-87	WIREMAN		ADD TEMP SENSOR HO	LES	
				C	2-87	MORRIS		CHG ORDER 870218	-5	
					10.04	TATE	DETENICIA			
					0-94	IAIE	PETENCI	REVISED AND REDRA	WN	
D										D
			J3 n.uz.	AUGAT		608-0	261	SOCKET, 8-PIN	1	
			17	ADI		AD581	.1H	SUCKET, 14-PIN	1	
			J5,U6	PMI		OP100	Ŷ	IC, 14-PIN	2	
			J4	ADI MOTOROLA		AD751	2DIKN	IC, 14-PIN	1	1
			J.S JĮ,UZ,			LM393	CN	IC, 8-PIN	1	ł
			F-TP4	KEYSTO	YSTONE 15		-2	TURRET, TEST POINT	4	
			IJ7					TEST JACK, BLACK	1	1
		C R43	J6					TEST JACK, GREEN	1	1
		R47	13					TEST JACK, GRAY	1	ł
			J2					TEST JACK, UKANGE	1	
			IJ1,TJ3					TEST JACK, WHITE	2	lc
		R39 4	R80-R82	ALLEN-BRADLEY		Y RC070	F243J	RESISTOR,24K,1/4W,5%	3	1~
		ונד		DALE		51003F	RESISTOR, 100K, 1/8W, 1%	4	1	
		TJ2	80.851.	ALLEN-	-BRADLE	Y RC070	GH512J	RESISTOR, 22K, 1/4W, 5%	4	1
			R49,R70	DALE		RN550	C1542F	RESISTOR, 15.4K, 1/8W, 2%	2	1
			R48,R69	DALE		RN550	C3653F	RESISTOR, 356K, 1/8W, 1%	2	
			R46,R67	DALE		RN550	2943F	RESISTOR,294K,1/8W,1%	2	-
		C R68	143.R44.	CEMET		3006	20K	TRIM POL20K.15T	4	1
		(4.50) R65	R42,R63	DALE		RN550	C9092F	RESISTOR,90.9K,1/8W,1%	2	1
			R41,R62	DALE		RN550	7873F	RESISTOR, 787K, 1/8W, 1%	2	1
			217 P59	ALLEN		13006F	100K	IRIM POT, 100K, 15T	4	1
	5-e	TJ3	R25	DALE	BINAULE	RN550	2003F	RESISTOR 200K 1/8W 1%	1	1
			R:22	ALLEN-	-BRADLE	Y RC200	GF680J	RESISTOR, 68, 1/2, 5%	1	1
			18.R.36.	ALLEN-	-BRADLE	Y RC070	F101J	RESISTOR, 100, 1/4W, 5%	4	1
		1 815	16.R34.R57	DALE		RNC5	5C1002F	RESISTOR, 10K, 1/8W, 1%	7	1
			R15.R33	CEMET	-DRAULC	3006F	P 5K	TRIM POT 5K 15T	2	1
		TJ5	R14,R32	DALE		RN550	C4752F	RESISTOR, 47.5K, 1/8W, 1%	2	1
		Г R21	R:3,R31	DALE		RN550	C4992F	RESISTOR, 49.9K, 1/8W, 1%	2	1
R			26 R11 R12	DALE		RN60	04993F	RESISTOR, 499K, 1/4W, 1%	6	B
			R7	DALE		RN55	21303F	RESISTOR, 1.30K, 1/8W, 1%	1	1
		TJ6	R5,R24	DALE		RN550	C3322F	RESISTOR, 3.2K, 1/8W, 1%	2	1
		1.1.1	ET Rea	ALLEN-	-BRADLE	Y RC070	GF102J	RESISTOR, 1K, 1/4W,5%	4	1
		<u>+</u>	27.R68	ALLEN		13006F	250K	RESISTOR 200 1 /2W F	4	1
			1 R19	ALLEN-	-BRADLE	Y RC070	GF103J	RESISTOR, 10K, 1/4W.5%	4	1
		<u>c</u>	23,04	MOTOF	ROLA	2N52	10	TRANSISTOR, NPN	2	1
		C	CR7 CP8		KULA	2N390)4	DIODE	2	-
			-CR6	AMD		1N914	1	DIODE	4	1_
			CR1,CR3	MOTOF	ROLA	1N47	35	DIODE	2	1
		<u>c</u>	C21,C25	KEMET		СК05	3X120K	CAPACITOR, 12pf, 50V	2	-
		C C	13.027-029	MALLO	RY	CSP1	SKIU2K	CAPACITOR, 001uf, 50V	2	1
			C9,C11	KEMET		CK05	3X101K	CAPACITOR, 100, 101, 20V	2	1
			15,619,620	KEMET		C330C1	HANSUSCA	CAPACITOR, 1uf, 50V	6	1
			107-0107	KEMET	0.4	C330C4	74M5U5CA	CAPACITOR,.47uf,50V	10	1
		<u>c</u>	2,010	KENET		CSR1.	DE 106KP	CAPACITOR, TANT., 10uf, 20V	2	-
				NRAO		D5.320	000002	BOARD, CIRCUIT	1	1
A				MANU	UFACTURER PART NU		NUMBER	DESCRIPTION	OTY	1
		S	IERWISE SPECIFIED V COMMON FRONT END AST					NATIONAL RAI	DIO]^
			•	Ţ	<u> </u>			SOCORRO, NEW MEXICO	87801	1
			<u>•</u>		FRON	T END		H. DILL 9-	85	1
1	ACAD : 53200A03			ľ	SENSOR PCB			S.WEINREB 9-	DESIGNED BY DATE S.WEINREB 9-85	
-					ASSE	MBLY		S.WEINREB 9-	85	1
				2	WHER 1 C		D5320	OAOO3 NEX D SCALE	2/1	1

2.8 FET Bias Card Description

The dewar RCP and LCP amplifiers each use four HEMT (high electron mobility transistor) GASFET amplifiers. The amplifier's RF gain and noise performance can be optimized by providing each HEMT stage an empirically-determined, optimum pair of DC drain voltage and DC drain current values. The amplifier stages are AC-coupled; therefore, each stage can have a distinct DC drain voltage and current. The FET Bias Card performs two functions: 1) it provides the optimal HEMT drain voltages and 2) it controls the gate voltages to maintain the optimal drain currents.

During the test phase of F109 fabrication, optimum VD and ID values at both 15 °K and 300 °K temperatures are determined. These values and the resultant VG are recorded on an amplifier data sheet for future reference. Page 44 in TR 20, is a copy of the F109, S/N 8 data sheet. These data sheets are maintained in the AOC Front-End Laboratory file and the VG values are entered into the VLA and VLBA Data Checker programs for fault monitoring. In order to permit replacement of FET Bias Cards without adjustment, all new or spare cards are adjusted to produce a VD of +3 volts and an ID of 1 mA; these values should enable the HEMT to function until the optimum settings are determined.

Each FET Bias Card contains four identical sets of bias control circuits. Since the F109 uses four HEMTs in each channel, two FET Bias Cards are used, one card for each channel. The RCP bias card is installed in slot 4 and the LCP bias card is installed in slot 5. Dewar ground is the return for these sixteen signals. Block Diagram C53209K003 shows the Bias Card-Dewar wiring connections and D53200S001 is the Bias Card Schematic. D53200A002 is the Bias Card assembly drawing.

Each bias circuit has a HEMT drain voltage (VD) and drain current (ID), adjustment potentiometer accessible on the edge of the card. HEMT sources are connected to dewar ground.

All four VD voltages can be measured on card-edge test jacks but cannot be measured by the DVM or the Monitor and Control System.

All four drain currents (ID) can be measured as voltages on card-edge test jacks. The ID voltage scaling factor is 1 mA/100 mV. The drain currents cannot be measured by the DVM or by the Monitor and Control System.

All four gate voltages (VG) can be measured on card-edge test jacks. The first stage VG can also be measured by the Monitor Card DVM (with the selector switch S2 in the LF1 and RF1 positions) and by the Monitor and Control System via J2-7 (RF1 signal) and J2-9 (LF1 signal). Second and third stage VG voltages cannot be individually measured by the DVM or Monitor and Control System but a composite form of these two VG signals can be measured. Note that the block diagram shows that the stage 2 and stage 3 VG monitor signals on pins 5 and 6 are connected together and to the DVM selector switch S2. This connection sums the two signals and the composite signal level is intermediate between the VG2 an VG3 levels. The DVM measures the composite VG signals in selector switch positions LF2 and RF2. These two composite VG signals are also connected to J2-8 (RF2) and J2-10 (LF2) for readout by the Monitor and Control System. Since the composite VG readout level is the sum of the stage 2 and stage 3 VG levels, its level will differ from the actual VG2 and VG3 levels and its level will be approximately intermediate between the two. It is important to remember this VG monitoring configuration when comparing the amplifier S/N data sheet VG2 and VG3 values (e.g., TR 20 page 44 example values) with the composite VG values read out as RF2 and LF2. Fourth stage VG values

cannot be monitored by the Monitor Card DVM or by the Monitor and Control system. Therefore, if a fourth stage HEMT fails, the failure cannot be detected by monitoring the amplifier's VG readout values.

The normal range of VG is between 0 and -1 volts and is a function of temperature with a typical change of 100 to 300 mV from 300 °K to 15 °K. At 15 °K the VG value should be within ± 20 mV of the data sheet value. An open in the drain circuit will force the measured VG to the VG bias amplifier's positive limit, about +13.5 volts. In this condition, the forward gate current is limited to about 7 mA by a series resistor. A short in the drain or gate circuit (perhaps the result of insulation cold-flow on a dewar wire) will force the measured VG to the amplifier's negative limit, about -13.5 volts. In this condition, the actual HEMT gate voltage is limited to about -5 volts by the 1N821 protection diode.

Consider the first FET bias stage in the upper left quarter of D53200S001. Mentally picture the associated HEMT stage with the source connected to DC (dewar) ground, the gate connected to pin H (VG), and the drain connected to pin N (VD). Also assume that both the gate RF input and drain RF output are AC-coupled.

The bias circuit consists of a set of four interconnected operational amplifiers U1 (a TL084BCN quad operational amplifier) and a transistor Q1 (2N2219). The circuit descripton can be simplified if it is considered to consist of three sub-circuits: a VD driver circuit (U1-1, Q1 and U1-14), an ID sense circuit (U1-8), and a VG driver circuit (U1-7). The VD driver and ID sense circuit are described first because the VG driver circuit is a control loop that is dependent upon the outputs of the VD driver and ID sense circuits.

The bias circuit's first function is to set the VD voltage; this is the function of the VD driver, which consists of U1-1 and transistor Q1 (2N2219). This circuit is a voltage follower (noninverting operational amplifier with a gain of 1) with a Q1 emitter follower included in the feedback loop. Potentiometer R_{14} is the VD set point adjustment and provides a DC bias to U1-2, the + input. Since Q1 is inside the follower loop, U1's output is Q1's V_{BE} drop above the VD1 set point so the VD level is that set on R_{14} . Diode CR1 is a protective diode across Q1's emitter-base junction. The diode protects Q1 in the event that the U1-14 output ever swings negative (perhaps due to an accidental short while probing the board with a DVM, etc.). CR2 has a zenar voltage of 6.8 volts to protect the HEMT drain in the event of some malfunction or open in the operational amplifier circuit. U1-14 is a voltage follower used to isolate the drain from the VD1 test jack, TJ13. It also drives the ID sense circuit. R_1 , the 2 k Ω series resistor between U1-14 and the VD1 test jack, protects U1-14 in the event that TJ13 is inadvertantly shorted to ground. Finally, C_2 , a 1.0 μ F capacitor filters the driver circuit's DC bias value to keep the output noise free.

The ID sense circuit consists of U1-14, a voltage follower and U1-8, a differential amplifier. HEMT drain current flows from the +15 volt power source through Q1, through R₈ (200 Ω), out pin N to the HEMT drain, and through the HEMT to dewar ground. ID is sensed as a voltage drop across R₈ and amplified by differential amplifier U1-8, which has a gain of 0.5. U1-8 is a differential amplifier because VD1 is a common-mode voltage on both U1-8's inputs. U1-8's output is scaled at 100 mV per mA of ID current. 2 k Ω resistor R₂ isolates U1-8's output from TJ12 in the event of an inadvertant short to ground.

The second function of the FET bias circuit is to control VG so that ID is a constant, preset value; this is done by the VG drive circuit that closes the loop on ID. The VG driver consists of U1-7 with two

summing junction (U1-6) inputs: 1) a positive ID current input from U1-8 and 2) a negative offset current flowing to R_{15} , the ID1 adjustment potentiometer. U1-8's output is a positive voltage that is an analog of ID and is scaled at 100 mV/mA. A current proportional to this voltage is input to the U1-7 summing junction (the - input) via R_7 , 100 k Ω . When the loop is closed, the ID current into U1-6 is equal to the offset current through R_{12} , and the op-amp's output U1-7 is proportional to the offset current through R_{12} . Although it's not obvious, the HEMT's drain-source impedance is a factor in the feedback path.

Two DC reference voltages are used by the bias circuits: -10 volts and +6 volts, derived from a pair of AD581JH +10 volt precision reference voltage sources. Four 10 k Ω VD adjustment pots are connected in parallel and to resistor R₆₂, 1.5 k Ω , which drops four volts to produce the +6 volts for the VD adjustment potentiometers. Data sheets for the AD581JH and TL084BCN are included in Section 4.

The 6 volt relay circuit on the right side of the schematic diagram is not used.

The FET Bias Card is tested on a Bias Card Tester that contains + and - 15 volt power supplies and four FETs with characteristics similar to cooled GASFETs. The card is plugged into the tester and a DVM is plugged into the card's ground (TJ1), VD, ID and VG test jacks. The four sets of VD and ID potentiometers are adjusted to produce a VD of +3 volts, an ID of 1 mA, and VG is measured to verify that it is about -400 mV with these VD and ID values.


REF. DES.	PART DESCRIPTION	PART NUMBER	ITEM
c 1	Chp 0 1.15 50.		
c 2	CAP. 1.Ouf 50v	C330C104M5U5CA C330C105M5U5CA	5
C 4	CAP. 0.10f 50v	C33 0C104 M5 U5 CA C330C105M5 U5 CA	5
C 5 C 6	CAP. 0.luf 50v CAP. 1.Ouf 50v	C33 0C104 M5 U5 CA	5
C 7	CAP. 0.luf 50v	C33 0C104 M5 U5 CA	5
c 9	CAP. 15uf 20v tant.	C3 30C 105M5 05 CA CS R13 E1 56 KP	67
C 10 C 11	CAP. 15uf 20v tant. CAP. 1.0uf 50v	CSR13E156KP C330C105M5U5CA	76
C 12 C 13	CAP. 1.0uf 50v CAP. 1.0uf 50v	C330C105M5U5CA	6
C 14	CAP. 1.Ouf 50v	C330C105M5U5CA	6
CR 2	DIODE 1N40 99	1 140 99	ŝ
CR 3 CR 4	DIODE 1N821 DIODE 1N914	1N821 1N914	10
CR 5 CR 6	DIODE 1N4099 DIODE 1N821	1 N4099 1 N821	9
CR 7	DIODE 1N914	1N914	8
CR 9	DIODE 1N821	1N821	10
CR 10	DIODE 1N4099	1N914 1N4099	8
CR 12 CR 13	DIODE 1N821 DIODE 1N914	1N821 1N914	10
K 1	SPST REED RELAY TRAN. 2N2219	W171DIP-14	30
0 2	TR AN. 2N2219	2N2219	24
0 4	TRAN. 2N2219 TRAN. 2N2219	2 N2 21 9 2 N2 21 9	24
R 1 R 2	RES. 2K 1/4W 5% RES. 2K 1/4W 5%	RC07GF202J RC07GF202J	18
R 3 R 4	RES. 2K 1/4W 5% RES. 100 1/4W 5%	RC07GF202J	18
R 5	RES. 49.9K 1/8W 1%	RN55C4992F	19
R 7	RES. 100K 1/8W 14	RN55C1003P	20
R 8	RES. 200 1/8W 1% RES. 100K 1/8W 1%	RN55C2000P RN55C1003P	14 20
R 10 R 11	RES. 49.9K 1/8W 1% RES. 1K 1/4W 5%	RN55C4992F BC07GF102J	19
R 12	RES. 33 2K 1/8W 14	RN55C3323P	22
R 14	TRIM POT POK 15T	CERMET 3006P 10K	23
R 16	RES. 2K 1/4W 54	CERMET 3006P 10K RC07GF202J	23
R 17 R 18	RES. 2K 1/4W 54 RES. 2K 1/4W 54	RC07GF202J RC07GF202J	18
R 19	RES. 100 1/4W 54	RC07GF101J	13
R 21	RES. 100K 1/8W 1	RN55C1003P	19 20
R 22 R 23	RES. 100K 1/8W 18 RES. 200 1/8W 18	RN55C1003P RN55C2000P	20
R 24 R 25	RES. 100K 1/8W 1% RES. 49.9K 1/8W 1%	RN55C10U3P RN55C4992P	20
R 26 R 27	RES. 1K 1/4W 54	RC07GF102J	15
R 28	RES. 100K 1/4W 54	RC07GF104J	21
R 30	TRIM FOT 10K 15T	CERMET 3006P 10K	23
R 31 R 32	RES. 2K 1/4W 5% RES. 2K 1/4W 5%	RC07GF202J RC07GF202J	18
R 33 R 34	RES. 2K 1/4W 54 RES. 100 1/4W 54	RC07GF202J RC07GF101J	18
R 35	RES. 49.9K 1/8W 14	RN55C4992P	19
R 37	RES. 100K 1/8W 1%	RN55C1003F	20
R 39	RES. 100K 1/8W 1	RN55C1003P	20
R 40 R 41	RES. 49.9K 1/8W 1% RES. 1K 1/4W 5%	RN55C4992F RC07GF102J	19 15
R 42	RES. 33 2K 1/8W 14	RN55C3323F	22
R 44	TRIM FOT 10K 15T	CERMET 3006P 10K	23
R 46	RES. 2K 1/4W 54	RC07GP202J	18
R 47 R 48	RES. 2K 1/4W 54 RES. 2K 1/4W 54	RC07GF202J	18
R 49 R 50	RES. 100 1/4W 5% RES. 49.9K 1/8W 1%	RC07GF101J RN55C4 992P	13
R 51	RES. 100K 1/8W 18	RN55C1003P	20
R 53	RES. 200 1/8W 11	RN55C2000F	14
R 54	RES. 100K 1/8W 18 RES. 49.9K 1/8W 18	RN55C1003P RN55C4992F	20
R 56 R 57	RES. 1K 1/4W 5% RES. 332K 1/8W 1%	RC07GF102J RN55C3323F	15
R 58	RES. 100K 1/4W 5%	RC07GP104J	21
R 60	TRIM FOT 10K 15T	CERMET 3006P 10K	23
R 62	RES. 1.5K 1/8W 1	RN55C1501F	17
R 63	RES. 240 1/4W 5% RES. 5K 1/4W 5%	RC07GP241J RC07GP502J	31
R 65	RES. 5K 1/4W 51 RES. 5K 1/4W 51	RC07GF502J RC07GF502J	32
1 R 67	RES. 5K 1/4W 54 TEST JACK BLACK	RC07GF502J	32
TJ 2	TEST JACK WHITE	105-0751-001	28
TJ 3	TEST JACK BROWN TEST JACK GREEN	105-0758-001	27
TJ 5	TEST JACK WHITE	105-0751-001	28
TJ 7	TEST JACK GREEN	105-0754-001	26
TJ 8 TJ 9	TEST JACK WHITE TEST JACK BROWN	105-0758-001	28
TJ 10 TJ 11	TEST JACK GREEN TEST JACK WHITE	105-0754-001 105-0751-001	26 28
TJ 12	TEST JACK BROWN	105-0758-001	27
0 1	IC TLO84BCN	TLO 84BCN	ĩi
0 3	IC TLOGABON	TLO 84BCN	11
U S	IC TLOSABON IC AD581JH	AD581JH	12
0 6	IC AD581JH	AD581JH	12



SHEET

MANSER D53200A002 NEV.B SCALEZY

2.9 **RF Card Description**

The RF Card performs the 300 °K amplification and calibration functions shown on the System Block Diagram, C53209K002, on page 2 of TR 20. The RF card is installed in slot 1 and C53209K003, shows the details of the RF Card connections.

The RF card functions are: amplification of the LCP and RCP signals from the cooled amplifiers in the dewar, mixing the dewar output signals with a local oscillator signal to produce 1st IF signals, generation and injection of the noise calibration signal, injection of a phase calibration signal, and measurement of the card cage temperature.

The RF Card Assembly drawing is D53209A005; a reduced-scale copy follows this text. The RF card BOM A53209B005 is shown on TR 20 page 65. There is not an RF Card Block diagram. Data sheets for some of the RF card components are included in TR 20, Appendix III, pages 99 - 113.

Block Diagram C53209K003 shows the RF card functions in the context of this addendum's description. Since the emphasis of this addendum is on the theory of operation of the Control, Monitor, Sensor, and FET Bias cards, the RF Card functions are not described in detail. The RF card's functions are described on TR 20 pages 33 and 34, and the specifications on TR 20 pages 6 and 7, encompass the RF Card's performance.

Calibration circuitry on the RF card supports two types of calibration signals:

a) A low-noise (Low-Cal) calibration signal, ≈ 7.5 °K, for continuous pulsed gain and noise calibration of the system. The calibration drive signal is input on J2-12. C53209K003 shows the connections.

b) An externally applied signal, coupled -34dB to both inputs, for the purposes of phase or timedelay calibration of the system.

The noise calibration (CAL) control signal requires +28 volts DC at 4 to 10 mA. This signal directly drives the noise source.

Although the card cage wiring includes the capability of driving a High Cal noise source on the RF card, the card does not have provisions for generating a High Cal noise signal.

The RF Card has a National Semiconductor LM335Z Precision Temperature Sensor to measure the card cage temperature. The sensor output is designated 300 °K and connected to the Monitor Card for measurement by the DVM and to the Monitor and Control System on J2-5. The LM335 operates as a two-terminal zenar and has a breakdown voltage directly proportional to absolute temperature with a scaling of +10 mV/°K. Section 4 contains a LM335Z data sheet.



2.10 Dewar DC Interface Description

DC wiring connections to the dewar circuitry are made through the DC Feedthrough. TR 20 Wire list A53209W001 does not include the wiring between the card cage J3 and the DC Feedthrough. This wiring is shown on C53209K003, the F109 FE Block Diagram.

The dewar DC Feedthrough is a hermetically-sealed interface panel that uses RFI feedthrough terminals soldered into a brass plate attached to the dewar inspection cover. Feedthrough terminal designations are shown on the artwork of a printed circuit board installed on the outside of the feedthrough. These designations are those used in C53209K003. Figure 4 below shows the PC board terminal designations.

Sixteen HEMT drain (VD) and gate (VG) bias lines pass through the DC Feedthrough. These VD and VG lines are connected to the two dewar amplifiers via two small 12-pin Micro-Tech connectors pictured on TR 20, page 72. The HEMT source lines are connected to dewar ground. Since the emphasis of this report is the card cage circuitry, for simplicity, these connections are not shown on the F109 FE Block Diagram.

The 15 °K stage temperature sensor diode (TSA) is connected to terminals A+ and A-. The diode anode is connected to A+ and the cathode to A-. Similarly, the 50 °K stage temperature sensor diode (TSB) anode and cathode are connected to terminals B+ and B-.

Note from C53209K003 that the Quality Ground line is not connected from J3-21 to the DC Feedthrough; the wire from J3-21 is stubbed off at the DC Feedthrough. The amplifier's HEMT sources and the ground end of the LED circuits are connected to dewar ground, which is the dewar metal structure. Therefore, all dewar analog ground return paths are through the dewar and card cage metal structures to the card cage ground lugs. See the Quality Ground note on C53209K003.

As shown on C53209K003, the dewar LEDs circuit consists of two sets of LED circuits. Each circuit consists of a 300 Ω limiting resistor and four paralleled sets of LEDs. Each LED has a series limiting resistor. The LED anodes are connected to dewar ground and the two 300 Ω resistors are

connected to terminal X2. Terminal X1 is not used. Outside the dewar, terminal X2 is connected to J3-22 and pin T on the Monitor Card, the LED monitor input for the DVM. A 510 Ω limiting resistor is connected between pin T and Pin X. Pin X is not connected to any Monitor Card circuitry and simply serves as a convenient mounting terminal for the resistor. Pin X is jumpered to Pin 2 and B, the +15 volt bus. This resistor is shown in Figure 1. The typical F109 LED monitor voltage is +6.3 volts but it can range between +5 to +8 volts. The current in each LED is about 2.4 mA so if one LED opens, the LED readout voltage increases about 200 mV. If one of the LED circuits opens, the LED monitor voltage is +11 volts; if both open, the monitor readout is +15 volts. This value can be read on the DVM but will be full-scale in the Monitor and Control system readout because it exceeds the working range of the Standard Interface Board's A/D converter in F117.



Figure 4 DC Feedthrough

The dewar heater AC power is connected to terminals H1 and H2. Inside the dewar, these terminals are connected to two 750 Ω , 75 watt, 240 volt heaters.

2.11 AC Circuitry Description

The dewar's cryogenic functions are powered by two-phase, 150 volts AC power. Figure 1.3-3 on TR 20 page 18, shows the Front-End's AC wiring. Page 17 lists the cryogenic function's AC loads. Because the F109 AC power is peculiar to the refrigerator's requirements, it does not have an internal DC power supply for the card cage circuitry. DC + and - 15 volt power is provided by the control interface via J5. This DC power is described in Section 2.15.

Note that the 150 volt, two-phase power is supplied by a Model P111 power supply, which is described on TR 20, page 36. Figure 2.10-1, page 37, shows the power supply schematic. An important P111 power supply output is the AC current monitor, which is a DC signal scaled at 10 amperes/volt. This is input to the Front-End on J4-1 (signal) and J4-2, (return) and the signal polarity is positive. This signal, designated ACI, is connected to the Monitor Panel for DVM measurement and to J2-6 for readout by the Monitor and Control System.

On page 18, note the vacuum solenoid current limiting resistor R_1 , 300 Ω , 20 watts installed on the card cage side plate. This resistor is pictured in the card cage assembly drawing, D53209A004 which follows the Section 2.1 text. If the vacuum solenoid is actuated for a long time, the plate will become quite hot from the resistor's power dissipation. Also note that a stuck vacuum solenoid will draw 0.40 amperes. The dewar heater limiter resistor R_2 5 k Ω , 10 watts is also installed on the card cage side plate. This resistor is also shown on the card cage assembly drawing.

The cryogenic control equations were described in Section 2.4 and Section 2.5 (Control Card) described the implementation of the control equations. Note that the R, S, H and X contacts shown on the Front End Wiring schematic, TR 20 Figure 1.3-3, page 18, are the Control Card relay contacts.

The dewar heater is two 750 Ω , 75 watt, 240 volt Hotwatt heaters installed on the 15 °K stage. Heater current is 0.40 amperes and dissipation is 60 watts. Note from the Front-End AC wiring schematic on page 18 that the heater has an internal thermostat that opens at a high temperature level. This feature prevents overheating in the event of a Control Card failure.

2.12 DVM Readout Values and Tolerances

The table below shows the DVM analog selector switch position Label, Function, Scaling, Normal Value and acceptable Tolerance Range.

DVM S2 Label	Function	1 volt =	Normal Value	Tolerance Range
VP	Pump Vacuum ¹	•••••	+10.000 ²	+9.950 to +10.000
VD	Dewar Vacuum ¹		0.000	-0.200 to +0.200
15K	15 °K Stage	100 °K	+0.150	+0.100 to +0.200
50K	50 °K Stage	100 °K	+0.550	+0.400 to +0.700
300K	300 °K Station	100 °K	+2.900	+2.000 to +3.000
AC CURR	AC Current ³	10 Amps		
RF1	RCP Gate 1	1 Volt	-0.604	-1.00 to +1.00
RF2	RCP Gates 2+3 ⁵	1 Volt	-0.60 ⁴	-1.00 to +1.00
LF1	LCP Gate 1	1 Volt	-0.604	-1.00 to +1.00
LF2	LCP Gates 2+3 ⁵	1 Volt	-0.60 ⁴	-1.00 to +1.00
LED	LED Voltage	1 Volt	+6.5 ⁶	+5.000 to +8.000
EXT	Spare Mon	1 Volt	•••••	N/A

Notes:

- 1 Nonlinear vacuum readout scale, see TR 20 page 15.
- 2 Readout when pump manifold is at sea level atmospheric pressure.
- 3 AC current depends upon cryogenic state, see TR 20 pages 16 and 17.
- 4 Typical value. Large changes indicate a dewar amplifier problem.
- 5 Approximate sum of Stage 2 and 3 Gate voltages.
- 6 If one LED circuit opens, the LED readout voltage is about +11 volts; if both circuits open, the LED readout is +15 volts. A single LED failure (open) will cause about a 200 mV increase in the LED readout voltage.

2.13 Monitor and Control System Readout

The Telescope Operator Front-End Cryogenic and Electronics displays show F109 status; Figures 5 and 6 below, are similar to these displays. Figure 5 shows the calibration mode, monitored calibration current and voltage, and the four HEMT gate bias voltages. Figure 6 shows the commanded cryogenics mode, monitored mode, state, discretes, and selected analog monitor values.

 FRONT END ELECTRONICS 1CM

 CAL MODE LOW SWITCHING

 CAL I 12.75 V 27.750

 HEMT 6.23

 7.5 V 7.505

 GRD 0.000

 LF FET#1 -0.859

 RT FET#1 -0.391

 LF FET#2 -0.405

 RT FET#2 -0.879

FRONT END CRYOGENICS 1CMCMD COOL MANUAL STATE COOLPUMP REQ OFFAC 1 0.44VALVE CLOSED15K 19.5PUMP VAC 984650K 62.0DEWAR VAC1300K 318

Figure 5 VLBA F109 Electronics Screen

Figure 6 VLBA F109 Cryogenics Screen

The VLBA control interface is F117; it controls F109, reads F109 discretes, and converts F109 analog signals to digital values for input to the Antenna control computer via the Monitor and Control bus.

The first overlay shows that the calibration level is LOW and is SWITCHING. F117 measures some additional Front-End analog parameters: cal (CAL) current and voltage, the F117 +7.5 volt reference (7.5V), and F117 ground reference (GRD). The example values show a calibration current of 12.75 mA and a cal voltage of 27.750 volts. The HEMT 6.23 voltage is the LED measurement described in Section 2.10. The FET voltages are the Bias Card HEMT gate voltages (VG) described in Section 2.8.

The second overlay shows that the Front-End is commanded to the COOL state, is in the MANUAL mode, and the X, C and H monitor discretes show the COOL state. The PUMP REQ(uest) is OFF and the (vacuum) VALVE is CLOSED. The 150 volt AC current load is 0.44 amperes. PUMP (VP) VAC is 9846 because the vacuum manifold is at the antenna's atmospheric pressure (see the vacuum vs. monitor voltage curve on page 15). DEWAR VAC(uum) is 1 μ m. Note that this value has been converted from the voltage readout value to the corresponding vacuum level. The 15K (TA), 50K (TB), and 300K temperatures are shown degrees Kelvin. The SENS temperature (non-linear form of TA) is not shown.

F109 has not been installed on the VLA so VLA F109 Telescope Operator overlay screens have not been developed.

2.14 Band, Serial Number, and Modification Level Encoding

F109 has provisions to identify its serial number, frequency band and modification level as hardwired binary codes on the J5 connector. These codes are implemented by connecting the appropriate J5 pins to ground lugs near the connector. Grounded pins are 0's and floating pins are 1's. The control interfaces (such as F14, VLA or F117, VLBA) have pull-up resistors to +5 volts for input to TTL logic. Drawing C53209K003 shows the code bit assignments on J5.

The F109 band code is $08_{\rm H}$ and the associated parity bit is a 1. TR 20 Page 14, describes the band, serial number and modification level encoding.

2.15 Front-End DC power and Quality Ground

Refer to the card cage assembly drawing, D53209A004, which shows the card cage connector configurations.

The F109 card cage DC power is + and - 15 volts from J5 and is provided by the associated control interface (F14 in the VLA and F117 in the VLBA). The -15 volt power demand is 100 mA and the +15 volt power demand is 500 mA. The +15 volt current demand is dependent upon F109's cryogenic state. The Control and Monitor card's LSTTL logic is powered by on-card +5 volt regulators from +15 volt inputs.

Bus-bars running through the card cage PC board connectors (including spare card slot 2) provide +15 and -15 and power from J5-2 (+15) and J5-3 (-15), respectively. Two 1N5355A 18 volt zenar diodes protect the Front-End circuitry in the event of an overvoltage failure in the power input. The bus-bar and zenar diode locations are shown in the card cage assembly drawing. The J5-1 DC power ground is connected to GL6 and then is connected to the PC card cage ground bus. DC power distribution is shown in C53209K003.

2.16 Wire List Problems

There are several problems in the F109 Wire List, A53209W001, TR 20 page 76; these are cited below.

Quality Ground is an analog ground reference that does not carry power currents. TR 20, Table I, page 12, shows J2-13 as a Quality Ground pin reference for the control interface. The card cage wire list A53209W001, TR 20 Sheet 9, page 84, does not show this J2-13 Quality Ground connection, but this pin was checked in an F109 and was found to be wired to Quality Ground as shown on C53209K003, Sheet 1.

Section 2.10 mentioned that the Quality Ground line from J3-21 is not connected to the DC Feedthrough; the wire from J3-21 is stubbed off at the DC Feedthrough. The amplifier's HEMT sources and LED strings are connected to dewar ground, which is the dewar metal structure. Therefore, all dewar analog ground return paths are through the dewar and card cage metal structures to the card cage ground lugs. See the Quality Ground note on C53209K003.

Note that TR 20 Table II, page 12, shows that J5-13 is a ground pin. This pin is floating as shown on the card cage wire list A53209W001, sheet 12, page 87. This pin was also checked in an F109

and found to be unused.

On TR 20 page 79, Wire List Sheet 4, pin 18 has S7-4 in the TO column, this should be S7-4.

On page 81, Wire List Sheet 6, in the TO column, pins D through H have J3-19 through J3-13, respectively; these should be J3-11 through J3-5, respectively. On the same sheet in the TO columns, pins K through N have J3-20 through J3-14, respectively; these should be J3-12 through J3-6, respectively. These errors suggest that the LCP FET Bias card in Slot 5 is driving both the LCP and RCP FETs which is erroneous.

Also on page 81, Wire List Sheet 6, in the TO column, pins 5, 6, and 7 are shown as S4-6, S3-P, and S3-N, respectively; these should be S5-6, S3-S, and S3-R, respectively.

See drawing C53209K003 for the correct Slot 5 wiring connections.

3.0 RELEVANT NRAO DRAWINGS

Title:	Number:	Notes:
23 GHz FE Block Diagram	С53209К003	
System Block Diagram	C53209K002	
Front-End Assembly	D53209A003	
Front-End BOM	A53209B001	
Card Cage Assembly	D53209A004	
Card Cage BOM	A532098004	
Card Cage Wire List	A53209W001	
RF Card Assembly	D53209A001	
RF Card BOM	A53209B005	
Sensor Card Schematic	D53200s002	
Sensor Card Assembly	D53200A003	
Sensor Card BOM		No BOM, parts listed on assembly drawing.
Control Card Schematic	D53200S002	
Control Card Assembly	D53200A004	
Control Card BOM	A53200B004	
Monitor Card Schematic	C53200s005	
Monitor Card Assembly	D53200A006	
Monitor Card BOM	A53200B006	
FET Bias Card Schematic	D53200S001	
FET Bias Card Assembly	D53200S002	
Fet Bias Card BOM	A53200B002	

Standard Curve 10: Measurement Current = $10 \ \mu A \pm 0.05\%$

T (K)	Voltage	dV/dT	T	Valaaar	dV/dT	T (F)	Voltage	dV/dT
(K)	voitage	(mv/k)	(K)	voitage	(mv/k)	(K)	voitage	(mV/K)
1.40	1.69812	-13.1	16.0	1.28527	-18.6	95.0	0.98564	-2.02
1.60	1.69521	-15.9	16.5	1.27607	-18.2	100.0	0.97550	-2.04
1.80	1.69177	-18.4	17.0	1.26702	-18.0	110.0	0.95487	-2.08
2.00	1.68786	-20.7	17.5	1.25810	-17.7	120.0	0.93383	-2.12
2.20	1.68352	-22.7	18.0	1.24928	-17.6	130.0	0.91243	-2.16
2.40	1.67880	-24.4	18.5	1.24053	-17.4	140.0	0.89072	-2.19
2.60	1.67376	-25.9	19.0	1.23184	-17.4	150.0	0.86873	-2.21
2.80	1.66845	-27.1	19.5	1.22314	-17.4	160.0	0.84650	-2.24
3.00	1.66292	-28.1	20.0	1.21440	-17.6	170.0	0.82404	-2.26
3.20	1.65721	-29.0	21.0	1.19645	-18.5	180.0	0.80138	-2.28
3.40	1.65134	-29.8	22.0	1.17705	-20.6	190.0	0.77855	-2.29
3.60	1.64529	-30.7	23.0	1.15558	-21.7	200.0	0.75554	-2.31
3.80	1.63905	-31.6	24.0	1.13598	-15.9	210.0	0.73238	-2.32
4.00	1.63263	-32.7	25.0	1.12463	-7.72	220.0	0.70908	-2.34
4.20	1.62602	-33.6	26.0	1.11896	-4.34	230.0	0.68564	-2.35
4,40	1.61920	-34.6	27.0	1.11517	-3.34	240.0	0.56208	-2.36
4.60	1.61220	-35.4	28.0	1.11212	-2.82	250.0	0.63841	-2.37
4.80	1.60506	-36.0	29.0	1.10945	-2.53	260.0	0.61465	-2.38
5. 00	1.59782	-36.5	30.0	1.10702	-2.34	270.0	0.59080	-2.39
5.50	1.57928	-37.6	32.0	1,10263	-2.08	280.0	0.56690	-2.39
6.00	1.56027	-38.4	34.0	1.09864	-1.92	290.0	0.54294	-2.40
6.50	1.54097	-38.7	36.0	1.09490	-1.83	300.0	0.51892	-2.40
7.00	1.52166	-38.4	38.0	1.09131	-1.77	310.0	0.49484	-2.41
7.50	1.50272	-37.3	40.0	1.08781	-1.74	320.0	0.47069	-2.42
8.00	1.48443	-35.8	42.0	1.08436	-1.72	330.0	0.44647	-2.42
8.50	1.46700	-34.0	44.0	1.08093	-1.72	340.0	0.42221	-2.43
9.00	1.45048	-32.1	46.0	1.07748	-1.73	350.0	0.39783	-2.44
9.50	1.43488	-30.3	48.0	1.07402	-1.74	360.0	0.37337	-2.45
10.0	1.42013	-28.7	50.0	1.07053	-1.75	370.0	0.34881	-2.46
10.5	1.40615	-27.2	52.0	1.06706-	-1.77	380.0	0.32416	-2.47
11.0	1.39287	-25.9	54.D	1.06346	-1.78	390.0	0.29941	-2.48
11.5	1.38021	-24.8	56.0	1.05988	-1.79	400.0	0.27456	-2.49
12.0	1.36809	-23.7	58.0	1.05629	-1.80	410.0	0.24963	-2.50
12.5	1.35647	-22.8	60.0	1.05267	-1.81	420.0	0.22463	-2.50
13.0	1.34530	-21.9	65.0	1.04353	-1.84	430.0	0.19961	-2.50
13.5	1.33453	-21.2	70.0	1.03425	-1.87	440.0	0.17464	-2.49
14.0	1.32412	-20.5	75.0	1.02482	-1.91	450.0	0.14985	-2.46
14.5	1.31403	-19.9	80.0	1.01525	-1.93	460.0	0.12547	-2.41
15.0	1.30422	-19.4	85.0	1.00552	-1.96	470.0	0.10191	-2.30
						476.0	0.0006.0	

Shaded portion highlights truncated portion of Standard Curve 10 corresponding to the reduced temperature range of DT-471 diode sensors. The 1.4 K to 325 K portion of Curve 10 is applicable to the DT-450 miniature silicon diode sensor.



Lake Shore Cryotronics,Inc. 64 East Walnut Street ● Westerville, Ohio 43081-2399 Fax: (614) 891-1392 ● Tel: (614) 891-2243

Sensor Sensor Sensor Voltage T, Kelvin T, Kelvin Voltage T, Kelvin Voltage 1.0 ---19.0 1.5944 160.0 0.75680 1.5 2.6647 20.0 1.5159 165.0 0.74276 1.6 2.6622 21.0 1.4389 170.0 0.72868 1.7 2,6593 22.0 1.3575 175.0 0.71457 2.6562 1.8 23.0 1.2895 180.0 0.70041 1.9 2.6528 24.0 1.2378 185.0 0.68622 2.0 2.6491 25.0 1.1955 190.0 0.67201 2.2 2.6410 26.0 1.1645 195.0 0.65777 2.4 2.6321 27.0 1.1434 200.0 0.64353 2.6 2.6223 28.0 1.1293 205.0 0.62928 2.8 2.6117 29.0 1.1192 210.0 0.61504 3.0 2.6005 30.0 1.1115 215.0 0.60084 3.2 2.5886 32.0 1.1003 220.0 0.58672 3.4 2.5762 34.0 1.0923 225.0 0.57268 3.6 2.5633 36.0 1.0859 230.0 0.55880 3.8 2.5499 38.0 1.0804 235.0 0.54508 4.0 2.5361 40.0 1.0752 240.0 0.53152 4.2 2.5220 45.0 1.0632 245.0 0.51810 4.4 2.5075 50.0 1.0515 250.0 0.50479 4.6 2.4928 55.0 1.0397 255.0 0.49151 4.8 2.4780 60.0 1.0276 260.0 0.47818 5.0 2.4631 65.0 1.0151 265.0 0.46483 5.5 2.4254 70.0 1.0024 270.0 0.45137 6.0 2.3877 75.0 0.98933 275.0 0.43773 6.5 2.3505 80.0 0.97610 280.0 0.42388 7.0 2.3142 85.0 0.96277 285.0 0.40988 7.5 2.2790 90.0 0.94939 290.0 0.39574 8.0 2.2452 95.0 0.93591 295.0 0.38155 8.5 2.2127 100.0 0.92238 300.0 0.36729 9.0 2.1818 105.0 0.90881 305.0 0.35294 9.5 2.1524 110.0 0.89520 310.0 0.33843 10.0 2.1246 115.0 0.88156 315.0 0.32375 11.0 2.0731 120.0 0.86788 320.0 0.30893 12.0 2.0236 125.0 0.85412 325.0 0.29407 13.0 1.9730 130.0 0.84035 330.0 0.27919 14.0 1.9186 135.0 0,82652 335.0 0.26432 15.0 1.8561 140.0 340.0 0.24943 0.81265 16.0 1.7942 145.0 0.79873 345.0 0.23458 17.0 1.7325 150.0 0.78478 350.0 0.21974 18.0 1.6651 155.0 0.77081 355.0 0.20500 360.0 0.19037 365.0 0.17596 370.0 0.16192

375.0

380.0

0.14846

0.13597

DT-500-DRC (B) Voltage - Temperature Characteristic

HASTINGS INSTRUMENTS

Product VACUUM GAUGE TUBES

Product Bulletin

HASTINGS VACUUM GAUGE TUBES

For Economy and Reliability in Vacuum Measurement

- Corrosion-Resistant
- Non-Contaminating
- Stable Calibration
- Rugged Under Demanding Conditions



Standard Metal Type



TELEDYNE BROWN ENGINEERING Hastings Instruments

Design Features

Hastings Vacuum Gauge Tubes are precision sensing devices designed to provide maximum accuracy in the measurement and control of vacuum. Fully compensated for both temperature and rate of temperature change, the tubes are renowned worldwide for their dependability, and boast a history of success that has endured for over 40 years.

Hastings Gauge Tubes use the rugged but sensitive, time-tested Hastings thermopile sensor. Short, firmly connected thermocouples have no suspended weld to an external heater.

The unique Model DV-760 uses a piezo-resistive strain gauge on a silicon chip. The chip includes a sealed vacuum reference, a resistive bridge circuit, and a temperature compensation network.

Hastings Gauge Tubes are color-coded for matching to the appropriate vacuum gauge or controller.

CHARACTERISTICS OF HASTINGS VACUUM GAUGE TUBES

			1				
Metal Tube	DV-4D	DV-5M	DV-6M	DV-8	DV-23	DV-24	DV-760
"R" Series	DV-4R		DV-6R	-	-	-	-
Stainless/Ceramic	DV-34	-	DV-36	-	-	-	—
Рутех	DV-16D	DV-18	DV-20	DV-31	DV-43	DV-44	-
Metal w/VCR Connection	DV-4D-VCR	DV-5M-VCR	DV-6M-VCR	-	DV-23-VCR	-	
Metal w/KF-16 Connection	DV-4D-KF-16	-	DV-6M-KF-16	-	DV-23-KF-16	DV-24-KF-16	-
Best Sensitivity Range	0.2 - 5 torr 0.1 - 5 mbar	2 - 20 mtorr 0.00205 mbar	10 - 200 mtorr .012 mbar	0.1 - 10 mtorr	5 mtorr - 1 torr .01 - 2 mbar	.1 - 5 torr .1 - 5 mbar	1 - 800 torr 1 - 1100 mbar
Usable Range	0.1 - 20 torr 0.1 - 20 mbar	0.2 - 100 mtorr 0.0011 mbar	1 - 1000 mtorr .01 - 1 mbar	0.1 - 10 mtorr	5 mtorr - 5 torr .01 - 5 mbar	.1 - 20 torr .1 - 10 mbar	1 - 800 torr 1 - 1100 mbar
Internal Volume of Gauge Tube	1/20 ⁻³ 0.8cc	1/2 ⁻³ 8.200	1/2 ⁻³ 8.200	1/2 ⁻³ 8.200	1/2 ⁻³ 8.200	1/2 ⁻³ 8.200	1/20 ⁻³ 0.8cc
Thermopile Temperature In a High Vacuum At Atmosphere	250°C 30°C	48°C 1.5°C	300°C 6°C	120°C 10°C	400°C 10°C	400°C 35°C	N/A N/A
A-C Ampheres Through Tube	0.029	0.03	0.021	0.053	.04/.04	.03/.04	N/A
A-C Volts Across Tube	0.32	0.20	0.38	0.32	.20/.20	.19/.19	N/A
Watts Required by Tube	0.009	0.006	0.008	0.017	.016	.11	.018
Output at High Vacuum mv D-C Internal Resistance - ohms	10 11	2 6	10 18	2 6	13 5/8	13 6.5/7.5	Ξ
Response Time Zero to ATM - seconds ATM to Zero - seconds	0.04 0.16	0.8 25	0.06 2.9	0.8 25	0.07 3.0	0.05 .2	.002 .002
A-C Connection Pin #	3-5	3-5	3-5	3-5	2-4, 6-8	2-4, 6-8	-
D-C Connection Pin #	7	7	7	7	-	-	-
Color of Base Metal Tube	Purple	Red	Yellow	Green	Orange	White	Lt. Blue

The above information includes nominal values only. Not to be used for design purposes or acceptance tests.

PRESSURE AND TEMPERATURE DATA

Tube Type	Max. Pressure	Max. Temperature
Metal: DV-4D, DV-4D-VCR, DV-4D-KF-1 All other metal (except Model DV-760	6 150 psig) 50 psig	100°C 100°C
"B" Series	250 psig	150°C
Stainless/Ceramic	600 psig	300°C
Pyrex	15 psig	400°C
Model DV-760	15 psig	40°C

The gauge tubes can be expected to withstand the listed pressure and temperature without rupture but they are not warranted as safe under these conditions. For critical conditions or special testing, contact factory.

TELEDYNE HASTINGS-RAYDIST, Hampton, Virginia

t ti stati se stati se se s

HABTINGS+RAYDEST, ING.

Model VT-6

Using

Model DV-6

Robert

0.22 mv

Face Calibration Gurve

lastings Vacuum Gauge Tube

Gauge 0-1000

Liquid Mitragen

Hampton.

Hestings

e f

ENGINEERING

td. Atm -

PRESSURE INNINGROUS OF MERICINE

100

Dial

Virginia

Vacuum Gauge

Wank McLeod

Michens



111

LIUVIII

ourioad

H

ohm

0

Mr. William C. Baker, Hastings Sales Manager, specifies the DV-6R accuracy as $\pm 0.2 \text{ mV}$ ($\pm 2\%$ of FS) over the 0 to 10 mV (1 μ m to 1000 μ m) range. At 1 μ m the DV-6R sensitivity is 161 mV/ μ m; herefore the accuracy in this region is $\pm 0.2 \text{ mV} \text{ X} 1\mu$ m/161 mV, or $\pm 0.0012 \mu$ m.

During production, Hastings checks the DV-6R output at zero scale (zero volts), half scale (60 μ m) and at atmospheric pressure.

Mr. Baker also stated that this calibration curve, the tabulated characteristics and the \pm 2% accuracy only apply when the DV-6R is used in their circuitry. D. Weber 1/8/95

A Quick Calibration Device for Hastings Vacuum Gauges

HASTINGS

Instant Calibration Check

Recalibration of Hastings Gauges
Adjusts Gauge for Any Length Cable

• Stable, Accurate, Rugged, and Reliable







TELEDYNE BROWN ENGINEERING Hastings Instruments

General

The Hastings Reference Tube is an evacuated, sealed vacuum gauge tube accurately calibrated to precisely simulate a gauge tube at a given operating pressure. It is electrically equivalent to the metal and glass gauge tubes used with Hastings Instruments. It permits quick and easy recalibration of Hastings Vacuum Gauge Indicators by merely plugging the instrument into the reference and adjusting the calibration "current set" potentiometer until the instrument reads the exact pressure noted on the reference. Hastings Reference Tubes are available equivalent to most Hastings Gauge Tubes.

Application

Hastings Vacuum Gauge Indicators, Controllers, or Recorders can be checked or recalibrated in seconds by merely plugging the gauge tube cable into the reference tube. If calibration adjustment is necessary, the "Current Set" potentiometer is adjusted until the instrument indicates the pressure marked on the reference tube. The customer now knows his instrument is correctly calibrated.

Whenever cable lengths between gauge tube and instrument are changed, some error may be introduced, requiring that the instrument be readjusted to compensate for any losses involved. By plugging the Reference Tube into the new cable and readjusting the instrument for a correct reading, this "error" is eliminated.

Selection

Choose the reference tube that is equivalent to the glass or metal Hastings Gauge Tube you are now using. The Reference Tube will be matched and sealed at a pressure falling on the lower portion of the scale and calibrated accurately at this exact pressure. For example, if an instrument uses a DV-6M Gauge Tube, a DB-20 Reference Tube is ordered. The customer receives a tube marked, possibly, 10 microns. This is the exact pressure to which the indicator should be adjusted when plugged into the reference tube.

Selection Chart

Equivalen	t Gauge 1	Reference Tube					
Metal	Glass	Range	Model No.	Stock No.			
•DV-3M		0-1000µ Ha					
DV-4D		0-20mm Hg	DB-16D	55-100			
*DV-5M		0-100µ Ha	* DB-18	55-103			
DV-6M	DV-20	0-1000µ Hg	DB-20	55-104			
DV-8M		0.01-10µ Hg	DB-31	55-105			
DV-23		0-5000µ Hg	DB-33	55-106			
DV-24		0-50 Torr	DB-44	55-107			
DV-310		0-1000 mTorr and 0-1400 mbar	DB-300	55-252			

*State reference letter of your Gauge Tube type for matching purposes.

Construction

Hastings Reference Tubes employ the same Hastings noble metal thermopile used in all Hastings Vacuum Gauge Tubes. The thermopile is sealed in a glass capsule that has been evacuated, baked, outgassed, sealed, and then aged to ensure stability over long periods of time. The sealed capsule is then housed in a protective metal shell to provide a rugged, trouble-free assembly.

Calibration

Considerable care and time are required in the manufacture to obtain the high degree of precision and stability required for the reference tube.

The thermopile is matched to the reference letter of the customer's tubes and maintains its calibration over long periods of time. However, for applications requiring the highest possible degree of accuracy, a periodic return of the reference tube to the factory for a check and recalibration may be desirable. An annual or semiannual check assures the customer of an accurate and reliable reference at all times.

IMPORTANT NOTE:

These reference tubes are designed specifically for use with instruments employing Hastings circuitry and are NOT interchangeable with instruments using other circuitry. Connection to another manufacturer's instrument may result in burnout.

Hastings Instruments reserves the right to change or modify the design of its equipment without any obligation to provide notification of change or intent to change.

TELEDYNE BROWN ENGINEERING Hastings instruments P.O. Box 1436 • Hampton, VA 23661

TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A TL081B, TL082B, TL084B JFET-INPUT OPERATIONAL AMPLIFIERS

TL080, TL080A)

Includes VCC+

NC

NCDO

NC 18

#1 IN - 05

#1 IN+ 07

Latch-Up-Free Operation

D2297, FEBRUARY 1977-REVISED OCTOBER 1990

High Input Impedance . . . JFET-Input Stage

Internal Frequency Compensation (Except)

High Slew Rate . . . 13 V/#s Typ

AMPL

#1

Common-Mode Input Voltage Range

TL082, TL082A, TL082B

D, JG, OR P PACKAGE

(TOP VIEW)

OUT I VEL +

18 INC

16 INC

14 INC

17 #2 OUT

15 #2 IN-

IN - 22

IN+ Пз

TLO82M ... FK CHIP CARRIER PACKAGE

(TOP VIEW)

U - U UU N N N N

3 2 1 20 19

9 10 11 12 13

S

VCC-NC 2 IN+

2

OUT

7 HOUT

5 IN+

IN-

AMPL

12

24 DEVICES COVER MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

TL081, TL081A, TL081B

D. JG. OR P PACKAGE

(TOP VIEW)

OFFSET N1 1 08 NC

IN - 12

IN + 3

VCC

.

.

7 VCC+

6 OUT

5 TOFFSET N2

- Low-Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion . . . 0.003% Typ
- TL080
- D, JG, OR P PACKAGE
- (TOP VIEW)
- N1/COMP 1 U 8 COMP
 - IN 12 7 Vcc+
 - 6 OUT IN + 13











NC-No internal connection



TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A **TL081B, TL082B, TL084B** JFET-INPUT OPERATIONAL AMPLIFIERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		TL08_C TL08_AC TL08_BC	TL08_1	TL08_M	UNIT
Supply voltage, V _{CC +} (see Note 1)		18	18	18	v
Supply voltage, V _{CC} _ (see Note 1)		- 18	- 18	- 18	v
Differential input voltage (see Note 2)		± 30	± 30	± 30	v
Input voltage (see Notes 1 and 3)		±15	±15	±15	v
Duration of output short circuit (see Note 4)		unlimited	unlimited	unlimited	
Continuous total dissipation		Se	e Dissipation	Rating Table	
Operating free-air temperature range		0 to 70	-40 to 85	-55 to 125	•C
Storage temperature range	-65 to 150	-65 to 150	-65 to 150	°C	
Case temperature for 60 seconds	FK package			260	°C
Lead temperature 1,5 mm (1/16 inch) from case for 60 seconds	J or JG package			300	•c
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D, N, or P package	260	260		•C

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC-.

2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less. 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

electrical characteristics, $V_{CC\pm} = \pm 15 V$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	1	V ₀ = 0,	TA = 25°C		3	6		3	9	
v10	input offset voltage	Rs = 50 0	TA = - 55°C to 125°C			9			15	mv
۵VIO	Temperature coefficient of input offset voltage	$V_0 = 0,$ $T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	R _S = 50 Ω,		18			18		"V/°C
			TA = 25°C		5	100		5	100	pA
10	Input offset current*	v ₀ = 0	TA = 125°C			20			20	nA
	lagut bing gurrant	¥= = 0	TA = 25°C		30	200		30	200	pA
18	input bias current*	v ₀ = 0	TA = 125°C			50			50	nA
VICR	Common-mode input voltage range	T _A = 25°C		±11	-12 to 15		±11	-12 to 15		v
		TA = 25°C.	R ₁ = 10 kΩ	±12	±13.5		±12	±13.5		
VOM	Maximum peak		R ₁ ≥ 10 kΩ	±12			±12			v
0	output voltage swing	$T_{A} = -55 ^{\circ}C \text{ to } 125 ^{\circ}C$	R _L ≥ 2 kΩ	±10	±12		±10	±12		
	Large-signal differential	$V_0 = \pm 10 V,$ $T_A = 25 °C$	R _L ≥ 2 kQ,	25	200		25	200		
AVD voltage amplification	$V_0 = \pm 10 V,$ $T_A = -55 ^{\circ}C \text{ to } 125 ^{\circ}C$	R _L ≥ 2 kΩ,	15			15				
B1	Unity-gain bandwidth	TA = 25°C			3			3		MHz
ri .	Input resistance	TA = 25°C			1012	-		1012		9
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR} min,$ $R_S = 50 \Omega,$	V _O = 0. T _A = 25°C	80	86		80	86		d 8
^k S∨R	Supply voltage rejection ratio (ΔV _{CC ±} /ΔV _{IO})	$V_{CC} = \pm 15 V to \pm 9 V$ R _S = 50 Ω,	$v_0 = 0,$ $T_A = 25 °C$	80	86		80	86		đB
lcc	Supply current (per amplifier)	No load, T _A = 25°C	v ₀ = 0,		1.4	2.8		1.4	2.8	mA
Va1/Vaz	Crosstalk attenuation	Avp = 100,	TA = 25°C		120			120		dB

[†] All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. [‡] Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive as shown in Figure 18. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as is possible.

PRODUCTION DATA documents centais information current as of publication dats. Products conform to specifications per the terms of Toxas instruments standard warranty. Production processing does not necessarily include testing of all parameters. **INSTRUMENTS** POST OFFICE BOX 655303 . DALLAS, TEXAS 75265

TEXAS

On products compliant to MIL-STD-883, Class B, all part a saturd. Be all other prod

2-387

ques · | ["] SAJIJIJAMA JANOITAAJAO TUANI-TJAL TL0818, TL0828, TL0848 A480JT ,A280JT ,A180JT ,480JT ,280JT ,180JT ,080JT

nput bia	All chara	01/Vo2 (6	RVR	MRR
s currents of a FET-ir	cteristics are measured	Crosstalk attenuation	Supply current per emplifier)	Supply voltage ejection ratio ΔV _{CC ±} /ΔV _{IO})	Common-mode ejection ratio
ng C to	d under open-lo	AVD = 100.	No load. T _A = 25°C	V _{CC} = ±15 V R _S = 50 Ω.	VIC = VICR mi R _S = 50 <u>0</u> .
amplifier are no	op conditions wit	TA = 25°C	v ₀ = 0.	to ±9 V. V _O = 0. T _A = 25 °C	^{n, V} O = 0. TA = 25°C
ormel jun	h zero co			70	70
ction rev	mmon-m	120	1.4	8	88
	ode int		2.8		
urrents, v	out voltag			80	8
which ar	e unless	120	1.4	86	86
e temp	otherw		2.8		
vise specif				80	88
Insitive	ed. Full r		1.4	86	86
as show	range f		2.8		
vn in Fig	or TA is (80	80
ure 18.	°C to 7	120	1	86	86
Pulse t	0°C for		2.8		
v TLO8		•	з	9	

r TLO8_	Pulse t	igure 18	for TA is	I range	sensitive	vise spe	s other	ge unles which a	put volta surrenta,	mode in	unction r		op conditions w 85 °C for TLO8 Il amplifier are	d under open-lo nd – 40 °C to ; nput operation;	racteristics are measure _AC, and TL08BC, a bias currents of a FET-li	[†] All cha TLO8_ [‡] Input I
48		120			120			120			120		TA = 25°C	Avp = 100.	2 Crosstalk attenuation	V01/V0
n,	2.8	1.4		2.8	1.4		2.8	1.4		2.8	1.4		vo = 0.	No load. TA = 25°C	Supply current (per emplifier)	lcc
dB		86	80		86	80		86	80		88	7	to ±9 V, VO = 1 TA = 25°C	V _{CC} = ±15 V R _S = 50 Ω.	Supply voltage rejection ratio (ΔV _{CC ±} /ΔV _I O)	KSVR
dB		86	80		86	80		86	80		80	7	1. VO = 0. TA = 25°C	VIC = VICR mi RS = 50 Ω.	Common-mode rejection ratio	CMRR
a		1012			1012			1012			1012	F		TA = 25°C	Input resistance	-
MHz		3			3			з			ω	T		TA = 25°C	Unity-gain bandwidth	81
VIII V			25			26			26			5	RL ≥ 2 k0.	$V_0 = \pm 10 V.$ T _A = full range	voltage amplification	
		200	8		200	50		200	50		200	25	R _L ≥ 2 k0.	VO = ± 10 V. TA = 25°C	Large-signal differential	•
		±12	± 10		±12	± 10		± 12	± 10		±12	# 10	RL ≥ 2 kΩ	A - TUN Tanga	Buine aferios indino	
<			± 12			±12			±12			± 12	RL = = 10 kg	T 6.#		NON
		± 13.5	±12		±13.5	±12		±13.5	±12		± 13.5	±12	RL = 10 ka	TA = 25°C.	Maximum neak	
		5 8			5 8			15			16			2	input voltage range	
<		- 12	:		-12	***		- 12	*=		- 12	# 11		TA = 25°C	Common-mode	VICR
3	20			-			7			10		T	TA - full range			1
P.A	200	30		200	æ		200	30		8	8	T	TA = 25°C	V0 = 0	Input bias current *	lin i
N	10			2			2			2		T	TA - full range			đ
PÅ	100	6		100	5		100	6		200	5		TA = 25°C	Vo = 0	Input offset current	อิ
"VI°C		18			18			18			18		MS = 90 E.	$V_0 = 0$. $T_A = full range$	coefficient of input offset voltage	OIAe
															Temperature	
MV				5			7.5			20			TA - full range	R _S = 50 Ω	aberion testio todui	VIV
	•	ω		ω	2		8	ω		15	3		TA = 25°C	VO = 0.		
	MAX	TYP	MIN	MAX	TYP	NIN	MAX	TYP	MIN	MAX	٩VT	MIN				
		TL0844			TL084BC			LOBAAC			TL084C					
UNIT		TL083			TL0828C			LOBZAC	-		TLOB2C		UDITIONS [†]	TEST CO	PARAMETER	
		TLO81			TL081BC			LOSIAC	-		TLOBOC					

POST OFFICE BOX 666303 + DALLAS, TEXAS 76266

INSTRUMENTS

SAST U

H 15 < (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	ļ
		$V_{I} = 10 V,$ $C_{L} = 100 pF,$	$R_L = 2 k\Omega$, See Figure 1		8.	13			
SR	Slew rate at unity gain	V _I = 10 V, C _L = 100 pF, See Figure 1	$R_{L} = 2 k\Omega$ $T_{A} = -55 °C to 125 °C$	TL081M TL082M TL084M	5*			V/ µs	
tr	Rise time	$V_{1} = 20 \text{ mV},$	$R_L = 2 k\Omega$,			0.05		μS	
	Overshoot factor	$C_{L} = 100 pF$,	See Figure 1			20%			
V _n Equivalen		8- 100.0	f = 1 kHz		18			nV/√Hz	
	Equivalent input noise voltage	HS = 100 tr f = 10 Hz to 10 kHz				4		μV	
In	Equivalent input noise current	$R_{S} = 100 \Omega$,	f = 1 kHz			0.01		pA/√Hz	
THD	Total harmonic distortion	$V_{O(rms)} = 10 V_{o}$ B ₁ > 2 k0	$V_{O(\text{rms})} = 10 \text{ V}, \text{ R}_{S} \le 1 \text{ k}\Omega,$ $R_{L} \ge 2 \text{ k}\Omega, \qquad f = 1 \text{ k}H_{T}$			003%			

On products compliant to MIL-STD-883, Class B, this parameter is not production tested.





TL080, TL081, TL082, TL084, TL081A, TL082A, TL084A TL081B, TL082B, TL084B JFET-INPUT OPERATIONAL AMPLIFIERS

166-5



EXMATE **PM-45X** & **PM-45XU** 4 1/2 DIGIT PANEL METERS

ACCURACY LCD METERS WITH 10µV RESOLUTION, TRUE DIFFERENTIAL INPUTS, ULTRA LOW POWER <25mW AT +5VDC, AND STANDARD MUX-BCD OR OPTIONAL PARALLEL BCD OUTPUTS

DESCRIPTION

The PM-45X and PM-45XU are truly unique and extremely versatile instruments. Believed to be the world's smallest and most energy efficient 4 1/2 Digit LCD Panel Meters, they nevertheless offer more high performance features than most larger and more expensive DPM's.

Both meters incorporate a crystal controlled 100KHz clock that provides an exceptionally high normal mode rejection of 120dB at multiples to 50/60Hz. Bipolar differential and single-ended DC voltages from ±199.99mV to ±1200.0V full scale can be measured and scaled in almost any known engineering unit. Provision has been made for signal offsetting and the capability of attenuating both high and low signal inputs. Resolution is 10µV over ±19999 counts, and errors due to zero drift are virtually eliminated by autozeroing. Other modes of operation, selectable, by the user, include an ohmmeter mode, current meter mode and ratiometric mode.

Multiplexed BCD data is available internally from a row of auxiliary solder pads. Both meters may be ordered with an internally mounted Tri-state Buffered Parallel BCD Output Board. This option, which is described in detail on a separate data sheet, can also be purchased for field retrofit.

The PM-45X features an ultra stable temperature compensated reference with selected low TC components. The PM-45XU is a derated economy priced model that provides all the features of the PM-45X but utilizes a standard reference, and components with less stringent specifications.

The true differential input capabilities and high 86dB common mode rejection ratio, combined with their low signal measurement range and high noise immunity, make these meters ideal for measuring various balanced transducers and bridge inputs. When measuring bridge circuits, long term drift of the excitation voltage can be compensated by using the ratiometric voltmeter mode of operation.

The proprietary high contrast, long life liquid crystal display provides excellent readability under high and low ambient light conditions. Since the meters normally draw only a small constant current (<25mW). operation from almost any DC power supply is simplified. If the supply has a stability of only 10%, a voltage dropping resistor in series with the meter is often sufficient. (See Application notes.)

SPECIFICATIONS

Input Configuration: Full Scale Ranges:	True differential and single-ended ±199 99mVDC ±1.9999VDC (standard) ±19.999VDC ±199.99VDC ±1200.0VDC (max. Input Signal: higher voltages can be measured if voltage dividing
Input Impedance:	resistors are located externally) Exceeds 1000MΩ on 200mV and 2V ranges
Input Protection:	±170VDC or 120VAC on 200mV and 2V ranges. ±1200VDC or 850VAC on all other ranges
Normal Mode Rejection: Common Mode Rejection	120dB at multiples of 50/60Hz 86dB at DC; greater than 120dB at multiples of 50/60Hz
Common Mode Voltage:	-2.8V to + 2.8V (standard) ±2.8V or more if differential dividers are used (see Typical Application Circuits and Connection Instructions)
Accuracy:	PM-45X ±(0.01% of reading + 1 digit) ±(0.015% of reading + 2 digits) for 200mV range. PM-45XU ±(0.015% of reading + 2 digits). ±(0.02% of reading + 3 digits) for 200mV range
Maximum Resolution:	10µV over ±19999 counts in 200mV range, 100µV over ±19999 counts in _2V range
Temperature Coefficient:	PM-45X: 5PPM/°C ratiometric, 20PPM/°C using internal adjustable T.C. Reference PM-45XU: 5PPM/°C ratiometric, 50PPM/°C using internal reference
Zero Stability:	Autozeroed ±10µV at all ranges; ±1µV/°C Typical
Conversion Rate:	2.5 readings per second
Clock Frequency:	100KHz system clock derived from 200KHz quartz crystal controlled oscillator of 0.05% accuracy
Display:	0.48" LCD
Polarity:	Automatic; displays both "+" and "-" signs; polarity symbols may be blanked (see page 6)
Overload Indication:	When input exceeds full scale on any range being used, the most significant "1" digit and "+" or "-" symbol is displayed with all other digits blank
Power Requirements: Warmup Time: Operating Temperature:	Low ripple +4.5V to +5.5VDC at 3mA to 5mA 10 seconds to specified accuracy 0°C to +60°C

ORDERING INFORMATION Order Part No.

PM-45X

CN-L10

PM-45XU

PM-45XBCD

PM-45XUBCD

PM-45XBCDO

VG-200MVFI

VEA-0020V

VFA-0200V

VFA-1200V

VS-4.5

Standard High Accuracy 4 1/2 Digit Panel Meter (2V Range) Standard Utility Version 4 1/2 Digit Panel Meter (2V Range) PM-45X W/Tri-State Parallel BCD Output PM-45XU W/Tri-State Parallel BCD Output Retrofit Tri-State Parallel BCD Board for PM-45X PM-45XU Accessories: Edge Connector (20 pin solder tabs) **Options: Factory Installed 200mV Range** Factory Installed 20V Range Factory Installed 200V Range Factory Installed 1200V Range Factory Installed Special Scaling (Specify input signal, the span, and digital reading required, e.g. 1 to 5V input to display 0 to 10.000. 4 to 20mA input to display 0 to 15.000; 0 to 50mA input to display -1.000 to +8.000 i

Order Part No. Range Change Kits: (matched resistors for user installation) 200mV Range VG-200MV 20V Range VKA-0020V 200V Range VKA-0200V 1200V Range VKA-1200V Optional Cases*: (see back page for details) EM-CASECLR End Mount Case (twin meter mounting) CM-CASECLR Center Mount Case (multiple array mounting) Slim Bezel Case (supplied as standard) SL-CASECLR

"Meters purchased prior to August 1989 require cases with a polarizer bonded to the rear side of the lens. To order these cases, use the following part numbers. EM-CASELCD: CM-CASELCD: SL-CASELCD.

CONNECTOR PINOUTS

The Texmate Model PM-45X/PM-45XU is interconnected by means of a standard PC board edge connector having two rows of 10 pins, spaced on 0.156 " centers. The optional parallel BCD Output is interconnected by a standard PC board edge connector having two rows of 13 pins spaced on 0.1 "centers. (A standard 26 pin, PCB to Ribbon Cable Connector is recommended.) Connectors are available from Texmate, or from almost any connector manufacturer.



C - Analog Common	3 — Signal Low Input
D — Decimal Select (1XXX,X)	4 — Decimal Select (1XX.XX)
E – Decimal Select (1.XXXX)	5 — Decimal Select Common
F - Decimal Select (.1XXXX)	6 — Decimal Select (1X,XXX)
H — Back Plane Output	7 - Back Plane Input/Display Test
J — Clock Output	8 - Clock Input
K - +5VDC System Power Input	9 - Busy Output
1 — Power Ground Input	10 — RuniHold

CAUTION: This meter employs high impedance CMOS inputs. Although internal protection has been provided for several hundred voli overloads, the meter will be destroyed if subjected to the high kilovolts of static discharge that can be produced in low humidity environments. Always handle the meter with ground protection.

FUNCTIONAL DIAGRAM



SINGLE-ENDED METER – >2V RANGES WITH VOLTAGE DIVIDER

aru:

1) High single ended voltages, up to 1200V max, can be measured and/or scaled by installing the appropriate voltage dividing resistors in R1A and R2A positions. Matched dividing resistors for the 20V (1.10), 200V (1.100), and 1200V (1.1000) ranges are available from Texmate. 2) Connect Pin 3 to the nearest end of the signal source ground to avoid possible errors caused by ground loop currents.

PIN DESCRIPTIONS

Pin A — **Reference Output:** Internal precision voltage reference. Standard output is 1.0000V, adjustable $\pm 5\%$ by R10 potentiometer. Usable voltages from 0.05V to 2.49V for special high impedance scaling can be obtained by changing the value of internal dividing resistors R8 and R9. The primary reference voltage of the PM-45X is trimmed by potentiometer R20 to obtain the optimum compensated temperature coefficient. This temperature compensation network is omitted on the PM-45XU utility meter. Please read CALIBRATION PROCEDURE (Page 7).

Pin B — **Signal High Input:** Pin B is the signal high input for all input signal ranges. When attenuation is not required the resistor position R1A must be shorted by a jumper. Dividing resistors may be mounted internally in R1A and R2A positions to attenuate voltages up to 1200V max. Matched dividing resistors for the 20V (1/10), 200V (1/100) and 1200V (1/1000) ranges are available from Texmate. Shunt resistors for current measurements up to 200mA may also be internally mounted in the R2A position. The current loop is then applied to Pin B and returned through Analog Common Pin C.

Pin C — Analog Common: Pin C is signal return common for differential inputs, ratiometric inputs, or external reference inputs. For single-ended inputs, Signal Low Input Pin 3 must be connected to Analog Common Pin C. To minimize any errors caused by ground loop currents it is recommended that this connection be made as close as possible to the input signal source ground. ISee Typical Application Circuits and Connection Instructions, Pages 4-6.]

Pins D, E, F, 4 and 6 — **Decimal Select:** Decimal points may be displayed as required by connecting the appropriate pin to Decimal Select Common Pin 5. Any number of decimal points can be turned on at the same time. An open circuit will turn off the decimal points. However, static current pickup and/or PCB leakage of more than 100nA can cause decimal points to turn on undesirably. Therefore, it is recommended that the unused decimal points be connected to Back Plane Output Pin H either directly or by a resistor of less than 5MQ to insure an off condition. CAUTION: Any DC component introduced to the display drive circuitry can, in time, cause permanent damage. PLEASE READ PAGES 7 AND 8 FOR A DETAILED EXPLANATION OF LCD OPERATION.

Pin H — Back Plane Output: Liquid crystal displays are operated from an AC signal. Back Plane Output Pin H provides a square-ware signal of $60 \sim 160$ HZ that must be connected by the user to back plane input Pin 7 for normal operation. Pin 7 is internally connected to the LCD back plane which is the common base of the LCD capacitance structure. Those segments that are driven 180° out-of-phase with the back plane will turn off. PLEASE READ PAGES 7 AND 8 FOR A DETAILED EXPLANATION OF LCD OPERATION.

Pin J - Clock Output: A quartz crystal controlled oscillator provides a stable clock signal output of 100KHz.

Pin K — +**5VDC System Power Input:** The meter requires a low ripple DC power supply of 4.5V to 5.5VDC at 3mA to 5mA. The low power consumption of only 25mW enables the meter to be easily operated from various power sources with simple voltage regulating circuitry. The positive terminal of the power supply should be connected to Pin K.

Pin L — Power Ground Input: Negative terminal of the \pm 5VDC power supply should be connected to Pin L. All digital signals, Display Test, and Run/Hold should be returned to this ground point. Pin L is internally connected to Analog Common Pin C.

Pin 1 — **Reference Input:** Reference voltage input for A to D converter. Normally supplied from Pin A. An external reference source referred to Pin C may be used instead. Pin 1 may be used as an input for ratiometric measurements. Minimum usable voltage is .05VDC, with a maximum voltage of 4.0V. For ratiometric operation; Displayed Reading = 10000 X (Signal Input Voltage \div Reference Input Voltage). The maximum signal input

voltage is \pm 4V. Higher voltages must be scaled down through a voltage divider. Reference input voltage must remain stable during measurement period.

DECIMAL SELECT

Pin 2 — **Offset Voltage Output:** O to +2.490V is available with the addition of a %^{*}, 20K Ω to 100K Ω pot in the R15 position on the printed circuit board. The offset voltage is derived from the internal precision voltage reference and is available for applications requiring a zero offset such as $4\sim$ 20mA receiver and temperature measurements.

Pin 3 — Signal Low Input: Pin 3 is the signal low input for all input signals. A special feature of the meter is the provision for dividing resistors to be mounted internally in the R1B and R2B positions. This enables low signal inputs up to 1200V max to be attenuated, which is particularly useful when measuring small differential signals with a large common mode voltage. Matched dividing resistors for the 20V (1/10), 200V (1/100) and 1200V (1/1000) ranges are available from Texmate. Differential current measurements up to 200mA may also be made by internally mounting shunt resistors in the R2B position. The current loop is then applied to Pin B and returned through Analog Common Pin C. When attenuation is not required the resistor position R1B must be shorted by a jumper.

Pin 5 — **Decimal Select Common:** Pin 5 is 180° out-of-phase with back plane output Pin H. Thus it serves as a common for the decimal select Pins D, E, F, 4 and 6. To turn on any required decimal point, connect the appropriate Decimal Select Pin to Decimal Select Common Pin 5.

Pin 7 — Back Plane Input/Display Test: Pin 7 is connected to the display's back plane which forms the common base of the LCD capacitance structure. Join Pin 7 to back plane output Pin H for normal operation. For Display Test connect Pin 7 instead to Power Ground Pin L and all operative segments will turn on, indicating + 18888. CAUTION: The Display Test function is only intended for momentary operation. Continuous application of Display Test will, in time, damage the display. SEE PAGES 7 AND 8 FOR A DETAILED EX-PLANATION OF LCD OPERATION.

Pin 8 — **Clock Input:** Normally Pin 8 is connected to the 100KHz clock output from Pin J, thereby providing the optimum rejection of 50/60 Hz noise. However, an external clock source may be used instead (5V referenced to power ground with a recommended duty cycle of 50%). Minimum frequency is 10KHz, and maximum frequency is 1MHz (12.5 readings per sec.). For inputs below 100KHz or above 300KHz, changes to the integrator time constant and some component values are necessary.

Pin 9 — Busy Output: Pin 9 goes to logic "1" at the beginning of the signal integration and remains at "1" until the first clock pulse after the zero-crossing is detected at the completion of deintegration. In addition to its use as a Busy or End-of-Conversion signal, the output on Pin 9 can be used in some control applications to indicate the digital reading of the meter as a function of time or clock pulses. Displayed Reading is equal to the total clock pulses during Busy less 10,000, or total elapsed time during Busy, less 100 milliseconds if the clock frequency is 100KHz.

Pin 10 – Run/Hold: If Pin 10 is left open (or connected to +5VDC System Power Input Pin K for logic control purposes), the meter will operate in a free-running mode. Under control of the internal 100KHz quartz crystal clock, readings will be updated every 400mS (2.5 per sec.). If Pin 10 is connected to Power Ground Input Pin L (logic low), the meter will continue the measurement cycle that it is doing, then latch up and continuously hold the reading obtained as long as Pin 10 is held low. If Pin 10 is released from Pin L (Pin 10 then goes logic high) for more than 300ns and returned to Pin L (logic low), the meter will complete one conversion, update, and then hold the new reading. For all practical purposes, a manually actuated normally closed pushbutton switch will provide sufficient timing for "press-to-update" operation.



FEATURES

Laser-Trimmed to High Accuracy: 10.000 Volts ±5mV (L and U) Trimmed Temperature Coefficient: 5ppm/°C max, 0 to +70°C (L) 10ppm/°C max, -55°C to +125°C (U) Excellent Long-Term Stability: 25ppm/1000 hrs. (Noncumulative) Negative 10 Volt Reference Capability Low Quiescent Current: 1.0mA max 10mA Current Output Capability 3-Terminal TO-5 Package

PRODUCT DESCRIPTION

The AD581 is a three-terminal, temperature compensated, monolithic band-gap voltage reference which provides a precise 10.00 volt output from an unregulated input level from 12 to 30 volts. Laser Wafer Trimming (LWT) is used to trim both the initial error at +25°C as well as the temperature coefficient, which results in high precision performance previously available only in expensive hybrids or oven-regulated modules. The SmV initial error tolerance and Spm/°C guaranteed temperature coefficient of the AD581L represent the best performance combination available in a monolithic voltage reference.

The band-gap circuit design used in the AD581 offers several advantages over classical Zener breakdown diode techniques. Most important, no external components are required to achieve full accuracy and stability of significance to low power systems. In addition, total supply current to the device, including the output buffer amplifier (which can supply up to 10mA) is typically 750µA. The long-term stability of the band-gap design is equivalent or superior to selected Zener reference diodes.

The AD581 is recommended for use as a reference for 8-, 10or 12-bit D/A converters which require an external precision reference. The device is also ideal for all types of A/D converters up to 14 bit accuracy, either successive approximation or integrating designs, and in general can offer better performance than that provided by standard self-contained references.

The AD581J, K, and L are specified for operation from 0 to $+70^{\circ}$ C; the AD581S, T, and U are specified for the -55° C to $+125^{\circ}$ C range. All grades are packaged in a hermetically-sealed three-terminal TO-5 metal can.

*Covered by Patent Nos. 3,887,863, RE 30,586

High Precision 10V IC Reference

AD581*



PRODUCT HIGHLIGHTS

- Laser trimming of both initial accuracy and temperature coefficient results in very low errors over temperature with out the use of external components. The AD561L has a maximum deviation from 10.000 volts of ±7.25mV from 0 to +70° C, while the AD561U guarantees ±15mV muthaum total error without external trims from .755° C, 50, ±125° C, 50,
- Since the laser trimming is done on the water prior to separation into individual chips, the AD581 will be extremely valuable to hybrid designers for its case of use, lack address required external trims, and inherent high performance.
- 3. The AD581 can also be operated in a two-terminal "Zener" mode to provide a precision negative 10 volt reference with just one external resistor to the unregulated supply. The performance in this mode is nearly equal to that of the standard three-terminal configuration.
- 4. Advanced circuit design using the band-gap concept allows the AD581 to give full performance with an unregulated input voltage down to 13 volts. With an external resistor, the device will operate with a supply as low as 11.4 volts.

Model	Min	AD581J Typ	Max	Min	ADS81K	Max	Min	ADS81L Typ	Max	Units
OUTPUT VOLTAGE TOLERANCE (Error from nominal 10,000V output)			230			± 10			±5	mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from + 25°C Value, Tain to Tain			± 13.5			±6.75			± 2.25	mV
(Temperature Coefficient)			30			15			5	ppm/*C
LINE REGULATION 15V ± V _{IN} ± 30V 13V ± V _{IN} ± 15V			3.0 (0.002) 1.0 (0.005)			3.0 (0.002) 1.0 (0.005)			3.0 (0.002) 1.0 (0.005)	nv NV nv NV
LOAD REGULATION		200	-		200	-		200		
OUIESCENT CUBBENT	+	0.75	10		0.75	10		0.75		p vintra
TURN ON SETTLING TIME TOO 15	+	200			200	1.0		200	1.0	-
NOISE (0, 1 to 10Hz)		50			50			50		#V/0-0
LONG-TERM STABILITY	+	25			25			25		pom/1000 hrs
SHORT-CIRCUIT CURRENT	-	30			30			30		mA
OUTPUT CURRENT Source (# + 25°C Source Tanan to Tanan Sink Tanan to Tanan Sink - 55°C to + 85°C	10 5 5			10 5 5			10 5 5			mΛ mΛ μΛ mΛ
TEMPERATURE RANGE Specified Operating	0 - 65		+ 70 + 150	0 - 65		+ 70 + 150	0 - 65		+ 70 + 150	44
PACKAGE OPTION ³ TO-5(H-93B)		ADSEI	јн		ADSBI	кн		ADSEIL	н	
Model	Mia	AD581S	Max	Mia	ADSIT	Max	Min	ADSIU	Max	Ualta
OUTPUT VOLTAGE TOLERANCE (Error from nominal 10,000V output)			± 30			± 10			**	mV
OUTPUT VOLTAGE CHANGE Maximum Deviation from + 25°C Value, T _{mun} to T _{max} (Temperature Coefficient)			± 30 30			±15		ara 1 1 an t-	±10	m¥
LINE REGULATION			3.0			3.0			3.0	mV

SPECIFICATIONS (av - +18 ----

Maximum Deviation from + 25°C Value, T _{men} to T _{max}			± 30			±15			±10	WY CALL
(Temperature Coefficient)	<u> </u>		~							ppm C
LINE REGULATION 15V s V _{IN} s 30V 13V s V _{IN} s 15V			3.0 (0.002) 1.0 (0.005)			3.0 (0.002) 1.0 (0.005)			3.0 (0.002) 1.0 (0.005)	mV %/V mV
LOAD REGULATION		200	500		200	500		200	. 500	"V'mA
QUIESCENT CURRENT		0.75	1.0		0.75	1.0		0.75	. 1.0	mA
TURN-ON SETTLING TIME TOO. 1%	1	200			200			200		μι
NOISE (0.1 to 10Hz)		50			50			50		μV/p-p
LONG-TERM STABILITY		25			25			25		ppm/1000 hm.
SHORT-CIRCUIT CURRENT		30			30			30		mA
OUTPUT CURRENT Source (+ + 25°C Source Tmme 10 Tmas Sink Tmme 10 Tmas Sink - 55°C 10 + 85°C	10 5 200 5			10 200 5			10 5 200 5			mA mA μA mA
TEMPERATURE RANGE Specified Operating	55 65		+ 125 + 150	55 65		+ 125 + 150	55 65		+ 125 + 150	5
PACKAGE OPTION ² TO-5(H-03B)		AD58	ISH		AD581	тн		ADS	NUH	

NOTES 'See Figure 7 'See Section 13 for package outline information

Specifications subject to change without notice.

ABSOLUTE MAX RATINGS

 Input Voltage V_{IN} to Ground
 40V

 Power Dissipation (ii + 25°C
 600mW

 Operating Junction Temperature Range
 -55°C to + 150°C

 Lead Temperature (Soldering 10sec)
 + 300°C

 Thermal Resistance
 Junction-to-Ambient

411 1

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

VOLTAGE REFERENCES 8-9

8-10 VOLTAGE REFERENCES

VOLTAGE VARIATION VI. TEMPERATURE

Some confusion exists in the area of defining and specifying reference voltage error over temperature. Historically, references have been characterized using a maximum deviation per degree Centigrade; i.e., 10ppm/°C. However, because of non-linearities in temperature characteristics, which originated in standard Zener references (such as "S" type characteristics) most manufacturers have begun to use a maximum limit error band approach to specify devices. This technique involves measurement of the output at 3, 5 or more different temperatures to guarantee that the output voltage will fall within the given error band. The temperature characteristics of the AD581 consistently follows the S-curve shown in Figure 4. Five-point measurement of each device guarantees the error band over the -55° C to $+125^{\circ}$ C range; three-point measurement guarantees the error band from 0 to $+70^{\circ}$ C.

The error band which is guaranteed with the AD581 is the maximum deviation from the initial value at $+25^{\circ}$ C; this error band is of more use to a designer than one which simply guarantees the maximum total change over the entire range (i.e., in the latter definition; all of the changes could occur in the positive direction). Thus, with a giver grade of the AD581, the designer can easily determine the maximum total error from initial tolerance jus temperature variation (e.g., for the AD581T, the initial tolerance is ± 10 mV, the temperature error band is ± 15 mV, thus the unit is guaranteed to be 10.000 volts ± 25 mV from -55° C to $+125^{\circ}$ C).



Figure 4. Typical Temperature Characteristic

OUTPUT CURRENT CHARACTERISTICS

The AD581 has the capability to either source or sink current and provide good load regulation in either direction, although it has better characteristics in the source mode (positive current into the load). The circuit is protected for shorts to either positive supply or ground. The output voltage vs. output current characteristics of the device are shown in Figure 5. Source current is displayed as negative current in the figure; sink cur-



Figure 5. AD581 Output Voltage vs. Sink and Source Current

rent is positive. Note that the short circuit current (i.e., zero volts output) is about 28mA; when shorted to +15 volts, the sink current goes to about 20mA.

DYNAMIC PERFORMANCE

Many low power instrument manufacturers are becoming increasingly concerned with the turn-on characteristics of the components being used in their systems. Fast turn-on components often enable the end user to keep power off when not needed, and yet respond quickly when the power is turned on for operation. Figure 6 displays the turn-on characteristic of the AD581. This characteristic is generated from cold-start operation and represents the true turn-on waveform after an extended period with the supplies off. The figure shows both the coarse and fine transient characteristics of the device; the total settling time to within ±1 millivolt is about 180µs, and there is no long thermal tail appearing after the point.







Figure 8. Quiescent Current vs. Temperature

Applying the AD581

APPLYING THE AD581

The AD581 is easy to use in virtually all precision reference applications. The three terminals are simply primary supply, ground, and output, with the case grounded. No external components are required even for high precision applications; the degree of desired absolute accuracy is achieved simply by selecting the required device grade. The AD581 requires less than 1mA quiescent current from an operating supply range of 12 to 30 volts.



Figure 1. AD581 Pin Configuration (Top View)

An external fine trim may be desired to set the output level to exactly 10.000 volts within less than a millivolt (calibrated to a main system reference). System calibration may also require a reference slightly different from 10.00 volts. In either case, the optional trim circuit shown in Figure 2 can offset the output by up to ± 30 millivolts (with the 22Ω resistor), if needed, with minimal effect on other device characteristics.



Figure 2. Optional Fine Trim Configuration



Figure 3. Simplified Schematic



PRECISION HIGH CURRENT SUPPLY

The AD581 can be easily connected with power pnp or power darlington pnp devices to provide much greater output current capability. The circuit shown in Figure 9 delivers a precision 10 volt output with up to 4 amperes supplied to the load. The $0.1\mu F$ capacitor is required only if the load has a significant capacitive component. If the load is purely resistive, improved high frequency supply rejection results from removing the capacitor.





CONNECTION FOR REDUCED PRIMARY SUPPLY

While line regulation is specified down to 13 volts, the typical AD581 will work as specified down to 12 volts or below. The current sink capability allows even lower supply voltage capability such as operation from 12V ±5% as shown in Figure 10. The 560 Ω resistor reduces the current supplied by the AD581 to a manageable level at full 5mA load. Note that the other bandgap references, without current sink capability, may be damaged by use in this circuit configuration.



Figure 10. 12-Volt Supply Connection

THE AD581 AS A CURRENT LIMITER

The AD581 represents an alternative to current limiter diodes which require factory selection to achieve a desired current. This approach often results in temperature coefficients of $1\%^{2}$ C. The AD581 approach is not limited to a defined set current limit; it can be programmed from 0.75 to 5mA with the insertion of a single external resistor. Of course, the minimum voltage required to drive the connection is 13 volts. The AD580, which is a 2.5 volt reference, can be used in this type of circuit with compliance voltage down to 4.5 volts.



. . .

·

1. 16 1.1

.

NEGATIVE 10-VOLT REFERENCE

The AD581 can also be used in a two-terminal "Zener" mode to provide a precision -10.00 volt reference. As shown in Figure 13, the VIN and VOUT terminals are connected together to the high supply (in this case, ground). The ground pin is connected through a resistor to the negative supply. The output is now taken from the ground pin instead of VOUT. With 1mA flowing through the AD581 in this mode, a typical unit will show a 2mV increase in output level over that produced in the three-terminal mode. Note also that the effective output impedance in this connection increases from 0.20 typical to 2 ohms. It is essential to arrange the output load and the supply resistor, Re, so that the net current through the AD581 is always between 1 and 5mA. The temperature characteristics and long-term stability of the device will be estentially the same as that of a unit used in the standard three-terminal mode. The operating temperature range is limited to -55°C to +85°C.

to +85°C. The AD581 can also be used in a two-terminal mode to devidep a positive reference. $V_{\rm PI}$ and $V_{\rm OUT}$ are tied together and to the positive supply through an appropriate supply resistor. The performance characteristics will be similar to those of the neg-

ative two-terminal connection. The only advantage of this connection over the standard three-terminal connection is that a lower primary supply can be used, as low as 10.5 volts. This type of operation will require considerable attention to load and primary supply regulation to be sure the AD581 always remains within its regulating range of 1 to 5mA.



Figure 12. Two-Terminal - 10 Volt Reference

TYPES SN55452B, SN75452B DUAL PERIPHERAL POSITIVE-NAND DRIVERS



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	BARAMETER	TEET CO	DITIONS		N5545	28	1	N75452	B	
1	PARAMETER	TEST CO	NUTTIONS	MIN	TYPT	MAX	MIN	TYPI	MAX	
VIH	High-level input voltage			2	_		2			V
VIL	Low-level input voltage					0.8	1		8.0	V
VIK	Input clamp voltage	VCC = MIN,	II = -12 mA	-	-1.2	-1.5		-1.2	-1.5	V
юн	High-level output current	V _{CC} = MIN, V _{OH} = 30 V	VIL = 0.8 V,			300			100	μA
		V _{CC} = MIN, I _{OL} = 100 mA	V _{IH} = 2 V,		0.26	6.5		0.25	0.4	
VOL	Low-ever output vortage	V _{CC} = MIN, I _{OL} = 300 mA	VIH - 2 V,		0.6	0.8		0.5	0.7	1
4	Input current at maximum input voltage	VCC = MAX,	V1 = 5.5 V			1			1	mA
Чн	High-level input current	VCC - MAX,	V1 = 2.4 V			40			40	μA
41	Low-level input current	VCC = MAX,	VI = 0.4 V		-1.1	-1.6		-1.1	-1.6	mA
ICCH	Supply current, outputs high	VCC - MAX,	V1-0V		11	14		11	14	mA
ICCL	Supply current, outputs low	VCC - MAX,	V1 - 5V		56	71		56	71	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
TPLH	Propegation delay time, low-to-high-level output				26	35	ns
TPHL	Propagation delay time, high-to-low-level output	10 ~ 200 mA,	CL = 15 pF,		24	35	ns
TLH	Transition time, low-to-high-level output	RL = 50 Ω,	See Figure 3		5	8	ns
THL	Transition time, high-to-low-level output	1			7	12	ns
VOH	High-level output voltage after switching	Vs = 20 V, See Figure 4	IO ≈ 300 mA,	Vs-6.5			mV



	LM139/LM239/LM339 LM139A/LM239A/LM339A LM2901	LM3302
Supply Voltage, V+	36 VDC or ±18 VDC	28 VDC or ±14 VDC
Differential Input Voltage	36 VDC	28 V DC
Input Voltage	-0.3 VDC to +36 VDC	-0.3 VDC to +28 VDC
Power Dissipation (Note 1)		
Molded DIP	570 mW	570 mW
Cavity DIP	Mu 006	
Flat Pack	800 mW	
Output Short-Circuit to GND, (Note 2)	Continuous	Continuous
Input Current (VIN < -0.3 VDC), (Note 3)	50 mA	50 mA
Operating Temperature Range		
LM339A	0°C to +70°C	-40°C to +85°C
LM239A	-25°C to +85°C	
LM2901	-40°C to +85°C	
LM139A	-55°C to +125°C	
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C

Electrical Characteristics 2 S VDC , Note 4

9.28 Output Leakage tput Sini Offset Cu Common **Bias Current** Offset Voltage Curren G PARAMETER ş ç TA = 25°C. (Note Linear TA -VIN(+) ≥ 1 VDC. VIN(-) = 0 V∩ = 5 VDC. TA = 25°C VIN(-) ≥ 1 VDC. VIN(+) * 0 ISINK ≤ 4 mA. TA * 25°C NIN VIN(-) ≥ 1 VDC, VIN(+) = 0 VO ≤ 1.5 VDC, TA = 25°C IN(+) - IN(-). TA RL = 5 VDC. RL = IV port Large oc. - TTL Logi 25°C) or I_{IN(-)} with Outp Ir Range, TA = 25°C. 25°C. 5 . v+ = : ŝ VRL (Note 9) CONDITIONS 5 = 5.1 kΩ σ - 25°C TA = 25°C 5 5 25 o[°] MIN 0 6.0 8 ±1.0 2 Ţ MAX 125 ±2.0 õ • .0 8 ±1.0 15.0 0 V*-1.5 ±2.0 250 150 NO \$ 0 60 ±2.0 25 ł 0.00 M N N X t 25 ±5 0 100 ŝ 0 6.0 ±2.0 25 16 ±5.0 250 150 2.0 å N 0 6.0 ±2.0 c - 0 25 T۲F ±7.0 2.5 ŝ 250 MAX 400 ÷ N TYP MA ±20 500 ã TVDC UNITS mV DC MAD NADO ADC AO

National Semiconductor **Voltage Comparators** LM139/239/339, LM139A/239A/339A, LM2901,LM3302 Low Power Low Offset Voltage Quad Comparators **General Description** Eliminates need for dual supplies

Allows sensing near and

Features

LM139 series,

tor at +5 Vpc)

Low input biasing current

Low input offset current

power supply voltage

and offset voltage

saturation voltage

Low output

LM3302

plies

Compatible with all forms of logic

Power drain suitable for battery operation

Wide single supply voltage range or dual sup-

LM139A series, LM2901 ±1 VDC to ±18 VDC

Very low supply current drain (0.8 mA) -

Input common-mode voltage range includes gnd

Differential input voltage range equal to the

Output voltage compatible with TTL, DTL,

independent of supply voltage (2 mW/compara-

2 VDC to 36 VDC or

or ±1 VDC to ±14 VDC

2 VDC to 28 VDC

250 mV at 4 mA

25 nA

±5 nA

±3 mV

The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic- where the low power drain of the LM339 is a distinct advantage over standard comparators.

Advantages

- High precision comparators
- Reduced Vos drift over temperature

Schematic and Connection Diagrams



Typical Applications (V+ = 5.0 Vpc)



5.27





LM2901N or LM3302N See NS Package N14A

















Driving TTL



Typical Performance Characteristics LM139/LM239/LM339, LM139A/LM239A/LM339A, LM3302







T. . -55"C

10 100

1

















5.30

riput Bias Current nput Offset Current IN(+) or IN(-) with Output Linear Range "IN(+) - "IN(-) 5 :100 1150 8

out Offset Voltage

(Note 9)

PARAMETER

CONDITIONS

MIN

TYP

MAX

M

TYP

MAX

MIN

TYP

MAX

M

TYP

MAX

M

TYP 9

MAX

MN

TYP LM3302

5

UNITS

M290

9.0

LM139

LM239, LM339

4.0

±100

9.0 ±150

20 8

500

200 5

õ 8

NADC

mVDC

õ

NADC

•0

LM139A

LM239A, LM339A

Electrical Characteristics

(Continued)

Differential Input Voltage 2 -ut C geut Leakage ... ĝ For ş Current 2 high V0 - 30 VDC Keep all V_{IN} 's $\geq 0 V_{DC}$ if used), (Note 8) VIN(-) ≥ 1 VDC. VIN(+) ISINK ≤ 4 mA T VUC. VINI 1 - 0 0 < 0 8 ۲ 0 Ň 0 V-2.0 × 0 8 0 < ω 700 0 V*-2.0 10 8 36 0 0 ā resistance of 175°C/W which applies for e. The low bias dissipation and the "ON-V+-2.0 200 10 8 0 V+-20 28 10 200 mVDC "Anc VDC VDC

characteristic Q 3 n temperatures, the LM339/LM339A, LM2901, LM3302 must be derated based on a 125°C may be circuit board, operating in a still air ambient. The LM239 and LM139 must be derated based puts keeps the chip dissipation very small (Pp \leq 100 mW), provided the output transistors are allo aximum junction õ Ĵ temperature and a thermal re imum junction temperature.

Note 2: Short circuits from the output to V⁺ can cause excessive heating 5 ruction 3 outp 5 TUP . approximately 20 mA independent of the magnitude of V+

Vote 3: voltage This input ĝ õ current ound for a la only exist õ Ĩ rdrive 2 voltage time duration that an any of 5 nput NPN par parasitic transistor is driven 4 . This is r = is due ŝ 5 5 destructive ā chip ā output states ection ž blish 515 5 compara t voltage which which ž and the 18

õ

1 by

M339/LM339A 1 returns to specifications 3.3 VDC are ā 2 S (at 25°C) and $-55^{\circ}C \le d$ to $0^{\circ}C \le TA$ the IC due to 1^ STAS +125°C, and the LM2901, LM3302 ŝ With 5 LM239/LM239A, range is -40° C < T • +85°C. specifications limited õ -25° C I٨ TA 1^ +85° 0 the ģ

ote 5: 6 The direction of the Input current is out 9 the IC 5 PNP ŝ This curi 3 a 9 3 0 5 2 8 2 0 chai exists 9 Ş eterence 9

ote ne response 8 õ +30 VDC mon-mode without specified is a voltage or either damage (25V for 100 mV input step with 5 mV overdr Input signal voltage LM3302). should not be allo red to 8 negative Þ more than 0.3V. The uppe end of the common -mode voltage range 5 < -1.5V, but eithe 9 both

Tourst Not g input is than -0.3 VDC Q 0.3 VD below 3 -Fo 9 ō ē the r 8 overdrive ħ signals 300 ns , if used) (at 2 8 obtained 1 25°C) see typical perforn range 3 ance 8 characteristics 910 ž Il provide prope iput state The Ñ

output switch point 0 ≥ 1.4 V DC. RS = 02 with < from 5 VDC; and over The range (0 V DC to V+ -1.5 VDC)

62-5



TELEDYNE SOLID STATE SERENDIP® AC SOLID STATE RELAY OPTICALLY ISOLATED 1.0 A rms

PART

NUMBER

C45

SC45

FEATURES/BENEFITS

- Optical isolation –
 Isolates control elements from load transients.
- Floating output Eliminates ground loops and signal ground noise.
- Zero voltage turn on, Zero current turn off Minimum switching transient noise and extremely low EMI.
- Low off state leakage current For high off state impedance.
- Switches high and low voltages and currents Switches voltages from 20 to 250 Vrms Switches currents from 10 to 1000 mArms
- High noise immunity Control circuit cannot be triggered by output switching noise.
- High dielectric strength For safety and for protection of control and signal level circuits.
- Meets design requirements of UL, CSA, and VDE 0884– Highest quality for commercial/Industrial part. Approval pending.
- Switches resistive or reactive loads to 0.2 P.F. Broad Load Switching Capability.

DESCRIPTION

The C45 Series employs back-to-back photo SCRs and a patented zero crossing circuit. The tight zero switch window ensures reliable transient free switching of AC loads and very low EMI and noise generation. Optical isolation of control from output prevents switching noise from coupling into signal, power and ground distribution systems for noise free power switching. This series of solid state relays will switch from 10 ma to 1.0 amp rms at 280 Vrms. The C45 is packaged in a low profile 16 pin Dual In-Line package for PC mounting with minimum space utilization.

ELECTR (25°C UN	ICAL SPECIFICATIO	ONS FIED)		
INPUT SPECIFICATIONS (Se	e Figures 1 & 2)	MIN	MAX	UNITS
	C45-11, -21	5.0	50.0	ma
Input Currrent (See Note 4)	C45-12, -22	10.0	50.0	ma
	C45-13, -23	N/A		
	C45-11, -21	N/A		
Input Voltage (See Note 4)	C45-12, -22	N/A		
	C45-13, -23	3.5	7.0	volts
	C45-11, -21		10.0	
Turn Off Current	C45-12, -22		10.0	- Mai
	C45-11, -21	5.0	50.0	ma
Turn On Current	C45-12, -22	10.0	50.0	ma
Turn Off Voltage	C45-13, -23		0.5	volts
Turn On Voltage	C45-13, -23	3.5		volts
Reverse Voltage Protection			-7	volts
OUTPUT SPECIFICATIONS (See Notes 2 & Sha		E STATE	C. II
Load Current (See Figure 4)		0.01	1.0	Arms
Load Voltage Rating			280	Vrms
Frequency Range		47	650	Hz
On State Voltage Drop at Ra	ted Current		1.5	Vrms
Zero Voltage Turn On			10	Vpeak
Surge Current Rating (non-r maximum) (See Figure 3 & I	epetitive 20 ms Note 1)		8	•
Off State Leakage at Maximu	um Operating Voltage		1.0	mArms
Turn-On Time			1/2	cycle
Turn-Off Time			1/2	cycle
	C45-11, -12, -13		400	Voert
Over Voltage Rating	C45-21, -22, -23		500	vpeak
Dielectric Strength (Input to	Output)	4000		Vrms
Isolation (Input to Output)		109		Ohms
Capacitance (Input to Output	t)		10	pF
Off State dv/dt			100	V/µsec
Fusing I ² T (1 ms)			5.0	A2S
Output SCR's Dissipation Fa	actor		1.0	Watt/
Output SCR Temperature (T	J Maximum)		125	•C
	θμ		60	*C/W
Thermal Resistance	θ.c		35	*C/W

RELAY DESCRIPTION

Solid State Relay with Terminals For Through Hole Mount

Solid State Relay with Terminals For Surface Mount

2.

SERIES C45



NOTES:

6/93

1 SCR may lose blocking capability during and after surge until TJ falls below 100°C maximum

2 RC snubber is recommended but is not required

Minimum Load Power Factor + 0.2 (Capacitive or inductive) Lower power factors will damage relay
 Operation it load frequencies above 70 Hz requires increased input signal. Minimum input voltage is 5 Vdc for C45-13, -23
 Minimum input current is 7 m and Ic 45-11. -21 and minimum input current is 7 m and Ic 45-12, -22

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

© 1993 TELEDYNE SOUD STATE 12525 Doptre Avenue Howtoore Collidere 90250 1213/27 0072

Absolute Maximum Ratings

Supply Voltage: V* Differential Input Voltage Input Voltage Bower Disspationi (Nore 1) Moded Dip Moded Dip Moded Carceut to Ground, (Nore 2) Output Short Circuit to Ground, (Nore 2)
Power Dissipation (Note 1) Molded DIP Metal Can
Output Short Circuit to Ground, (Note 2) Input Current (VIN < -0.3 VDC), (Note 3)
Operating Temperature Range LM393/LM393A
LM193/LM193A
LM2903 '

Range

V DC 36

Ē
×
¥
-
5
ò
-
-
\mathbf{c}
5
8
5
ھ
C
=
œ
Ξ.
S
_
C
S
2
1
-
0
<
2
2
-

2.42

1

Electrical Character	ISTICS $(V' = 5 V_{DC})$ (Note 4)																
			LM193A		LM293	IA, LM39	3A		LM193		LM	93, LM3	3	-	M2903		INITS
FARAMETER	CONDITIONS	MIN	TYP	MAX	NIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	TA = 25°C, (Note 9)		:10	±2.0		11.0 .	:20		:10	:5.0		11.0	15.0		±2.0	:7.0	mVDC
Input Bras Current	I_{IN+} or I_{IN-} with Output In Linear Range, TA = 25°C, (Note 5)		25	100		25	250		25	100		25	250		25	250	nADC
Input Offset Current	11N+ -11N-, TA = 25 C		:30	±25		±5 0	±50		±3.0	125		15.0	50		15.0	±50	nADC
Input Common Mode Voltage Range	TA - 25°C. (Note 6)	0		V ⁺ -1.5	0		v ⁺ -1.5	0		v ⁺ -1.5	0	_	/+-1.5	0		1+ 1.5	VDC
Supply Current	RL = ∞ on All Comparators, TA = 25°C		04	-		04	-		04	-		0.4	-		04	10	mADC
	RL · · · on All Amps, V ⁺ = 30 VDC		-	2.5		-	2.5			25			2.5		-	2.5	mADC
Voltage Gain	$R_L \ge 15 \text{ k}\Omega$, $T_A = 25^{\circ}C$, $V^4 = 15 \text{ V}_{DC}$ (To Support Large VO Swing)	50	200		50	200		50	200		50	200		25	100		V'mV
Large Signal Response Time	V _{IN} * TTL Logic Swing, VREF = 1.4 VDC VRL = 5 VDC, RL = 5.1 k12, TA = 25°C		300			. 300			300			300			300		20
Response Time	V _{RL} = 5 V _{DC} , R _L = 5.1 kS2, T _A = 25°C, (Note 7)		1.3			1.3			13			1.3			15		Ĕ
Output Sink Current	$\label{eq:VIN_state} \begin{split} v_{1N} &= 2.1 \; v_{DC}, \; v_{1N+} = 0, \; v_O \; \leq 1.5 \; v_{DC}, \\ T_A &= 25 \ ^{\vee}C \end{split}$	60	16		6.0	. 16		. 6.0	16		6.0	16		6	16		mADC
Saturation Voltage	v_{IN} \geq 1 VDC. v_{IN+} = 0, ISINK \leq 4 mA, TA = 25 $^{\circ}\mathrm{C}$		250	8		250	40		250	400		250	60			400	mVDC

Voltage Comparators

Output

Leakag

S

Cen I

TAN

= 0, 25°C

VIN.

21 VDC. VO

) = 5 VDC.

0

0

0

0.1

0

nADC

LM193/LM293/LM393, LM193A/LM293A/LM393A, LM2903 Low Power Low Offset Voltage Dual Comparators

General Description

National Semiconductor

The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0 mV max for two comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input commonmode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM193 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM193 series will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.

Advantages

- High precision comparators
- Reduced Vos drift over temperature

Eliminates need for dual supplies

- Allows sensing near ground
- Compatible with all forms of logic
- Power drain suitable for battery operation

Features

- Wide single supply 2.0 V_{DC} to 36 V_{DC} Voltage range ±1.0 V_{DC} to ±18 V_{DC} or dual supplies
- Very low supply current drain (0.8 mA)-independent of supply voltage (1.0 mW/comparator at 5.0 Vpc) 25 nA
- Low input biasing current
- ±5 nA Low input offset current ±3 mV and maximum offset voltage
- Input common-mode voltage range includes ground Differential input voltage range equal to the power
- supply voltage Low output 250 mV at 4 mA saturation voltage
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

Dual-In-Line Package

-----Order Number LM393N,

LM393AN, or LM2903N

See NS Package N08B

ION INVERTING

Schematic and Connection Diagrams



Typical Applications (V+ = 5.0 Vpc)

Basic Comparator



Driving CMOS



5.41

Metal Can Package

See NS Package H08C

Driving TTL

ON-INVERTIN



0 0.5 1.0 1.5 2.0

5-44

TIME (umc)

100

1.0 1.5 2.0

TIME (usec)

0.5 0

Electrical Characteristics (Continued)

														VIN - V. VIN+ 2 · VUC, VU - VV VUC,	Output Leavage Current
FOUC						. 10		1.0			10			VIN = 0, VIN+ ≥ 1 VDC, VO = 30 VDC,	Output Leakage Current
	-					-									
my DC	100	400	/00			700		700			700		-	VIN ≥ 1 VDC. VIN+ = 0. ISINK ≤ 4 mA.	Saturation Voltage
	3	-													
VDC	V -20	0	-2.0	<	0	V+-2.0	0	+-2.0	_	0	V+-20		0		Input Common-Mode Voltage Range
	+													- MI - MI	
nADC	500	200	400			300		400			300		-	live of live with Output in Linear Range	Input Blas Current
														-NI- +NI-	Input Onset Current
nADC	200	50	1150			+100		+150			-100				
			9			ų		4.0			4.0		1	(Note 9)	Input Offset Voltage
TUN	5	9	P			,		;		1			1		
	MAX	MIN ITT	MAX	TYP	MIN	MAX	MIN TY	MAX	TYP	MIN	MAX	TYP	MIN		
										Ī			T	CONDITIONS	PARAMETER
INITS		LW2903	3	293, LM39	LW.	93	LMI	3A	93A, LM39	LM2	Þ	LM193			

the LM393/LM393A 5 mbient and LM2903 3 must be dera LM193/LM193 M193A/LM293/ 59 a 125 4293A must 2 ã ș sed 9 200 and ine ā PLU 2 ion temperature 9 The low bias dissipat in in and

ŝ very small (PD IA 100 (WIL 2 tput tr dent of the

2 õ 5 < hea 9 and destruction . driven F It is due output ō the 0 current is lector roximately 20 The MA Indepen TN7 SISTOR ecoming magnitude the he compara of V+ ě s to was go to negati we

retu e ol su for ħa 3 5 4 B ven 5 5 and ٤ G ž input ŏ tage ž ŝ

LM393/L M393A VDC 0 -55°C 11 P +70° +125°C, 0°C. The LM2903 2 2 ŝ ĩ stated õ 40°C ≤ TA LM293/LM293A ≤ +85°C. a limited 5 25 ő IA TA IA +85° ő and e the 9

Note 5: The direction 0 5 2 current s 001 0 ihe ō due 10 the PNF input stage The Cur ent is essen CON than 0.3V. ant The of end ħ of state the 9 ihe 2 tpu voltage 2 range is V+ ā 2 exists 1.5V g either reter 9 both Ce

eithei signal voltage SUS ā

8 5 3 30 VDC a 100 mV inpu step with 15 mV overdi not ž Ā For a 90 5 90 gative signals 5 300 3 can 8 Cal nce teristics

allo

De time 0 ied is VOIT 0 ωŝ w the m 9 ō ğ ž Ð The Ion

0 < tron õ 30 used. ô 5 < 7 'n VDC)

0 12/ DC 022 σ VDC VDC VDC 2-43



FEATURES Latch-Proof Overvoltage-Proof: ±25V Low R_{ON}: 75Ω Low Dissipation: 3mW TTL/CMOS Direct Interface Monolithic Dielectrically Isolated CMOS Standard 14/16-pin DIPs and 20-Terminal Surface Mount Packages

ENERAL DESCRIPTION

'he AD7510DI, AD7511DI and AD7512DI are a family of ttch-proof dielectrically isolated CMOS switches featuring vervoltage protection up to ±25V above the power supplies. 'hese benefits are obtained without sacrificing the low "ON" tristance (75 Ω) or low leakage current (500pA), the main catures of an analog switch.

'he AD7510DI and AD7511DI consist of four independent PST analog switches packaged in either a 16-pin DIP or a 0-terminal surface mount package. They differ only in hat the digital control logic is inverted. The AD7512DI as two independent SPDT switches packaged in either a 4-pin DIP or a 20-terminal surface mount package.

/ery low power dissipation, overvoltage protection and TTL/ MOS direct interfacing are achieved by combining a unique ircuit design and a dielectrically isolated CMOS process. ilicon nitride passivation ensures long term stability while nonolithic construction provides reliability.

)RDERING INFORMATION¹

I CHINEFALUITE RAHLE AND I ACKARG	1	emperature	Range	and	Package	
-----------------------------------	---	------------	-------	-----	---------	--

) to +70°C	- 25°C to + 85°C	- 55°C to + 125°C
Plastic DIP	Hermetic	Hermetic
AD7510DIJN AD7510DIKN AD7511DIJN AD7511DIKN AD7512DIJN AD7512DIKN	AD7510DIJQ AD7510DIKQ AD7511DIJQ AD7511DIKQ AD7512DIJQ AD7512DIJQ	AD7510DISQ AD7510DITQ AD7511DITQ AD7512DISQ AD7512DITQ
PLCC ² AD7510DIJP AD7510DIKP AD7511DIJP AD7511DIKP AD7512DIJP AD7512DIKP		LCCC ³ AD7510DISE AD7511DISE AD7511DITE AD7512DISE AD7512DITE

NOTES

To order MIL-STD-883, Class B processed parts, add/883B to part number. See Analog Devices' 1987 Military Product Databook military data sheet PLCC: Plastic Leaded Chip Carrier.

LCCC: Leadless Ceramic Chip Carrier.

DI CMOS Protected Analog Switches

AD7510DI/AD7511DI/AD7512DI



AND PIN CONFIGURATIONS



CHARACTER:STICS AD7510DI: Switch "ON" for Address "HIGH" -AD7511DI: Switch "ON" for Address "LOW" ARD AD7512DI: Address "HIGH" makes S1 to Out 1 and \$3 to Out 2





A2 1

NC

AJ



CMOS SWITCHES & MULTIPLEXERS 7-9

SPECIFICATIONS	$(V_{20} = +15V, V_{32} = -15V$ unless otherwise noted)
----------------	---

PARAMETER	MODEL	VERSION	+25°C (N, P, Q, E)	0 to +70°C (N, P) -25°C to +85°C (Q)	TEST CONDITIONS
ANALOG SWITCH					
Ron	All	J. K	75Ω typ, 100Ω max	175Ω max	-10V < V. < +10V
RON VS VD (VS)	All	J, K	20% typ		IDS = 1.0mA
R _{ON} Drift	All	J. K	+0.5%/°C typ		
RON Match	All	J. K	1% тур		V = 0 1 = 10m4
RON Drift	All	J. K	0.01%/°C typ		D = 0, DS = 1.000
Match					
ID (IS)OFF	Aŭ	Ј, К	0.5nA typ, 5nA max	500nA max	$V_{\rm D} = -10V, V_{\rm S} = +10V$ and $V_{\rm D} = +10V, V_{\rm S} = -10V$
ID (IS)ON'	All	J, K	10nA max		Vs = Vp = +10V
					$V_{S} = V_{D} = -10V$
ωτ	AD7512DI	J. К	15nA max	1500nA max	$V_{S1} = V_{OUT} = \pm 10V, V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V, V_{S2} = \mp 10V$
DIGITAL CONTROL					32 001 31 , 11
V 1	All	LK		0.8V max	and the second
Vanu	All	1		3.0V min	
	All	ĸ		2.4V min	
C _{IN}	AU	J. K	7pF typ		
lanu ¹	All	J. K	10nA max		Var = Van
LINI,	All	J. K	10nA max		V _N = 0
DYNAMIC					
CHARACTERISTICS					
CON	AD7510DI	J, K	180ns typ		
	AD7511DI	J. K	350ns typ		Vm = 0 to +3.0V
COFF	AD7510DI	J. K	soons typ		and the particular and the second sec
TRANSFERM	AD7512DI	J.K	300ns ryp		14 CON CONTRACTOR OF A CONTRAC
C (C)OFF	All	J. K	PoE aug		201 10 10 10 10 10 10 10 10 10 10 10 10 1
C (C X)		J. K	lize E tom		
Cas (Casura)	All	1. K	Inf mo		V: (V.) - OV "stitute b see of wol (e)
Cos (Cos)	All	I.K	0 SoF rvn		NOS direct anter tranh 20M.
COUT	AD7512DI	J. K	17pF typ		and the state of the state the state
Q _{ENJ}	All	ј, к	30рС тур		Measured at S or D terminal $(1, 2, 3)$ to $(1, 2, 3)$ $C_L = 1000 \text{ pF}$, $V_{DN} = 0$ to $3V$, V_D (V_S) = +10V to -10V.
POWER SUPPLY					
lon ¹	All	J. K	800µA max	800µA max	All digital inputs = V
ss	All	J. K	800µA max	800µA max	
log' Iss		Ј. К Ј. К	500µA max 500µA max	500µA max 500µA max	All digital inputs = V _{INL}
PACKACE OPTIONS2					
Plastic (N-14)	AD7512D1	N/KN			
Plastic (N-16)	AD7510DI	N/KN			
	AD7511DI	N/KN			
Cerdip (Q-14)	AD7512DI	Q/KQ			
Cerdip (Q-16)	AD7510DI	Q/KQ			
	AD7511DIJ	Q/KQ			
PLCC (P-20A)	AD7510DIJ	P/KP			
	AD7512DI	P/KP			
NOTES 100% tested. See Section 13 for package	outline informat	Speci	fications subject to change w	uthout notice.	

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The foam should be discharged to the destination socket before devices are removed.



7-10 CMOS SWITCHES & MULTIPLEXERS

		EXT	ENDED VERSION	IS (S, T)	
ARAMETER	MODEL	VERSION	+25°C	-55°C to +125°C	TEST CONDITIONS
NALOG SWITCH	All	S, T	100Ω max	175Ω max	$-10V \leq V_D \leq +10V$ $I_{DS} = 1mA$
ID (IS)OFF	All	S, T	3nA max	200nA max	$V_{D} = -10V, V_{S} = +10V \text{ and}$ $V_{D} = +10V, V_{S} = -10V$
ID (IS)ON1	All	S, T	10		$V_s = V_D = +10V$ and $V_s = V_D = -10V$
lout	AD7512DI	S, Т	9nA max	600nA max	$V_{S1} = V_{OUT} = \pm 10V$ $V_{S2} = \mp 10V$ and $V_{S2} = V_{OUT} = \pm 10V$ $V_{S1} = \mp 10V$
IGITAL CONTROL	A11	S T		0.8V max	
INL 13	~			2 AV min	
NH"	AD7510DI	S		2.4V min	
	AD7511D	T		2.4V min	
	AD7512D	6		3.0V min	
	AD7511D	5		3.0V min	
lant ¹	All	S, T	10nA max		VIN - VDD
INL	All	S, T	10nA max		V _{IN} = 0
IARACTERISTICS					· · · · · · · · · · · · · · · · · · ·
LON 3	AD751001	S,	1.0µs max		V _{IN} = 0 to +3V
	AD7511DI	S, T	1.0µs max		
SOFF 3	AD7510DI	S, T	1.0µs max		f
	AD7511DI	S, T	1.0µs max		
TRANSITION 3	AD7512DI	S, T	1.0µs max		
WER SUPPLY				800uA mar	All digital inputs - Vanu
DQ	All	S, T		800uA max	MU
ss	All	S, T		0000000	All distant issues a V
IDD.	All	S, T		500µA max	All digital inputs = VINL
Iss	All	S. T		SOULA max	
CKAGE OPTIONS					
Cerdip (Q-14)	AD7510DI	SQ			
Cerdip (Q-16)	AD7511DI	SQ/TQ			
	AD7512DI	SQ/TQ			
LCCC (E-20A)	AD7510DI	SE			
	AD7511DI	SE/TE			
	AD7512DI	SE/TE			

TES 00% tested.

pullup resistor, typically 1-2kfl is required to make AD7511DISQ and AD7512DISQ TTL compatible.

juaranteed, not production tested.

ce Section 13 for package outline information.

ecifications subject to change without notice.

BSOLUTE MAXIMUM RATINGS*

DD to GND + 17V Ss to GND - 17V Vervoltage at V _D (V _C) - 17V	Derates above + 75°C by
(1 second surge)	Operating Temperature Commercial (JN, KN, JP, KP Versions) 0 to +70°C
$ \begin{array}{c} (Continuous) \ldots \ldots \ldots \ldots V_{DD} + 20V \\ or V_{SS} - 20V \end{array} $	Industrial (JQ, KQ Versions) 25°C to + 85°C Extended (SQ, TQ, SE, TE Versions) 55°C to + 125°C
$\label{eq:states} \begin{array}{llllllllllllllllllllllllllllllllllll$	*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CMOS SWITCHES & MULTIPLEXERS 7-11

Up to +75°C 450mW

Derates above +75°C by 6mW/°C

Typical Performance Characteristics



RON as a Function of VD (VS)



tTRANSITION as a Function of Digital Input Voltage



RON as a Function of VD (VS)







IS, (ID)OFF VS VS





.

7-12 CMOS SWITCHES & MULTIPLEXERS

*

Industrial Blocks

LM135/LM235/LM335, LM135A/LM235A/LM335A Precision Temperature Sensors

General Description

The LM135 series are precision, easily-calibrated, integrated circuit temperature sensors. Operating as a 2-terminal zener, the LM135 has a breakdown voltage directly proportional to absolute temperature at +10 mV/ $^{\circ}$ K. With less than 1 Ω dynamic impedance the device operates over a current range of 400 μ A to 5 mA with virtually no change in performance. When calibrated at 25°C the LM135 has typically less than 1 $^{\circ}$ C error over a 100°C temperature range. Unlike other sensors the LM135 has a linear output.

National Semiconductor

Applications for the LM135 include almost any type of temperature sensing over a -55° C to $+150^{\circ}$ C temperature range. The low impedance and linear output make interfacing to readout or control circuitry especially easy.

The LM135 operates over a -55° C to $+150^{\circ}$ C temperature range while the LM235 operates over a -40° C

Schematic Diagram

to +125°C temperature range. The LM335 operates from -40° C to +100°C. The LM135/LM235/LM335 are available packaged in hermetic TO-46 transistor packages while the LM335 is also available in plastic TO-92 packages.

Features

- Directly calibrated in °Kelvin
- 1°C initial accuracy available
- Operates from 400 µA to 5 mA
- Less than 1Ω dynamic impedance
- Easily calibrated
- Wide operating temperature range
- 200°C overrange
- Low cost

. A STRENGTOR



Typical Applications



Absolute Maximum Ratings

Reverse Current	15 mA		
Forward Current		10 mA	
Storage Temperature			
TO-46 Package		-60°C to +180°C	
TO-92 Package	-60°C to +150°C		
Specified Operating Tem	perature Range		
	Continuous	Intermittent (Note 2)	
LM135, LM135A	-55°C to +150°C	150°C to 200°C	
LM235, LM235A	-40°C to +125°C	125°C to 150°C	
LM335, LM335A	-40°C to +100°C	100°C to 125°C	
Lead Temperature (Solde	ering, 10 seconds)	300°C	

Temperature Accuracy LM135/LM235, LM135A/LM235A (Note 1)

PARAMETER	CONDITIONS	LM135A/LM235A			LM135/LM235			
FANAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Operating Output Voltage	$T_{C} = 25^{\circ}C, I_{R} = 1 \text{ mA}$	2.97	2.98	2.99	2.95	2.98	3.01	v
Uncalibrated Temperature Error	T _C = 25°C, I _R = 1 mA		0.5	1		1	3	°c
Uncalibrated Temperature Error	$T_{MIN} < T_C < T_{MAX}$, $I_R = 1 \text{ mA}$		1.3	2.7		2	5	°c
Temperature Error with 25°C Calibration	$T_{MIN} < T_{C} < T_{MAX}$, $I_{R} = 1 \text{ mA}$		0.3	1		0.5	1.5	°C
Calibrated Error at Extended Temperatures	TC = TMAX (Intermittent)		2			2		°c
Non-Linearity	I _R = 1 mA		0.3	0.5		0.3	1	°C

Temperature Accuracy LM335, LM335A (Note 1)

PARAMETER	CONDITIONS	LM335A			LM335			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	China
Operating Output Voltage	TC = 25°C, IR = 1 mA	2.95	2.98	3.01	2.92	2.98	3.04	v
Uncalibrated Temperature Error	T _C = 25°C, I _R = 1 mA		1	3		2	6	°C
Uncalibrated Temperature Error	$T_{MIN} < T_C < T_{MAX}$, $I_R = 1 \text{ mA}$		2	5		4	9	°C
Temperature Error with 25°C Calibration	$T_{MIN} < T_C < T_{MAX}$, $I_R = 1 mA$	-	0.5	1		1	2	°C
Calibrated Error at Extended Temperatures	T _C = T _{MAX} (Intermittent)		2		-	2		°C
Non-Linearity	I _R ≈ 1 mA		0.3	1.5		0.3	1.5	°C

Electrical Characteristics (Note 1)

PARAMETER	CONDITIONS	LM	LM135/LM235 LM135A/LM235A			LM335 LM335A		
		MIN	TYP	MAX	MIN	TYP	MAX	
Operating Output Voltage Change with Current	400 μ A < I _R < 5 mA At Constant Temperature		2.5	10		3	14	mV
Dynamic Impedance	IR = 1 mA		0.5			0.6		Ω
Output Voltage Temperature Drift			+10			+10		mV/°C
Time Constant	Still Air		80			80		sec
	100 ft/Min Air		10			10		sec
	Stirred Oil		1			1		sec
Time Stability	T _C = 125°C		0.2			0.2		°C/khr

Note 1: Accuracy measurements are made in a well-stirred oil bath. For other conditions, self heating must be considered. Note 2: Continuous operation at these temperatures for 10,000 hours for H package and 5,000 hours for Z package may decrease life expectance of the device.

9.26



OP-10

DUAL MATCHED INSTRUMENTATION OPERATIONAL AMPLIFIER

is provided between channels of the dual operational

The excellent specifications of the individual amplifiers

and tight matching over temperature enable construction of

high-performance instrumentation amplifiers. The designer

can achieve the guaranteed specifications because the

common package eliminates temperature differentials which

Matching between channels is provided on all critical parameters including offset voltage, tracking of offset voltage vs.

temperature, noninverting bias currents, and common-mode

and power-supply rejection ratios. The individual amplifiers feature extremely low offset voltage, offset voltage drift, low

noise voltage, low bias current, internal compensation and

V+ (A)

OUT (A)

-IN (B)

NULL (B)

Device may be operated even if insertion is reversed; this is due to

11 +IN (B)

) NULL (B

inherent symmetry of pin locations of amplifiers A and B.

10

occur in designs using separately housed amplifiers.

amplifier.

input/output protection.

PIN CONNECTIONS

NULL (A) 1

-IN (A)

V- (8) 5

OUT (8) 4

V+ (

NOTE:

+IN (A)

Precision Monolithics Inc.

FEATURES

Extremely Tight Matching
Excellent Individual Amplifier Parameters
Different Waltene Match
• Offset Voltage Match vs Temp. 0.8µV/°C Max
Offset Voltage Match Match 114dB Min
Common-mode Rejection Match 100dB Min
Power Supply Rejection Match
Bias Current Match
. Low Noise
Low Bias Current
 High Common-Mode Input Impedance 200GII Typ

Excellent Channel Separation 126dB Min

ORDERING INFORMATION

T _A = 25°C V _{OS} MAX (mV)	HERMETIC DIP 14-PIN	OPERATING TEMPERATURE RANGE	
0.5	OP10AY*	MIL	
0.5	OP10EY	COM	
0.5	OP10Y*	MIL	
0.5	OP10CY	COM	

 For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages. For ordering information, see 1990/91 Data Book, Section 2.

GENERAL DESCRIPTION

The OP-10 series of dual-matched instrumentation operational amplifiers consists of two independent monolithic high-performance operational amplifiers in a single 14-pin dual-in-line package. Tight matching of critical parameters

SIMPLIFIED SCHEMATIC (1/2 OP-10)



14-PIN CERAMIC DIP

(Y-Suffix)

OP-10 DUAL MATCHED INSTRUMENTATION OPERATIONAL AMPLIFIER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
Differential Input Voltage	±30V
Input Voltage (Note 1)	±22V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	65°C to +150°C
Operating Temperature Range	
OP-10A, OP-10	-55°C to +125°C
OP-10E, OP-10C	0°C to +70°C

	1.	10	
14-Pin Hermetic DIP (Y)	108	16	•C/W
NOTES			

 For supply voltages less than +22V, the absolute maximum input voltage is equal to the supply voltage

2 θ_{jA} is specified for worst case mounting conditions, i.e., θ_{jA} is specified for device in socket for CerDIP package.

INDIVIDUAL AMPLIFIER CHARACTERISTICS at V_S = ± 15V, T_A = 25°C, unless otherwise noted.

PARAMETER		OP-10A				OP-10			
	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	Vos		-	0 2	0.5	-	0 2	05	mV
Long-Term Input Offset Voltage Stability	V _{OS} /Time	Notes 1, 2	-	0 25	10	-	0 25	10	μV. Mo
Input Offset Current	los		-	10	28	-	10	28	nA
Input Bias Current	1 _B		-	±1	:3	-	±1	± 3	nA
Input Noise Voltage	enp-p	Note 2 0.1Hz to 10Hz	-	0.35	06	-	0.35	06	µVp.p
Input Noise Voltage Density	•n	$f_{O} = 10Hz$ (Note 2: $f_{O} = 100Hz$ $f_{O} = 100Hz$		10 3 10.0 9.6	18 0 13 0 11 0		10 3 10 0 9.6	18 0 13 0 11 0	nV/、Hz
Input Noise Current	Inp-p	(Note 2) 0.1Hz to 10Hz	-	14	30	-	14	30	pAp-p
Input Noise Current Density	in	$f_{O} = 10Hz$ (Note 2) $f_{O} = 100Hz$ $f_{O} = 100Hz$	=	0.32 0.14 0.12	0 80 0 23 0 17		0.32 0.14 0.12	0.80 0.23 0.17	pA/ _V Hz
Input Resistance — Differential-Mode	R _{IN.}	(Note 3)	20	60	-	20	60	-	мΩ
Input Resistance — Common-Mode	RINCM		-	200	-	-	200	-	Gn
Input Voltage Range	IVR		± 13	± 14	-	± 13	± 14	-	v
Common-Mode Rejection Ratio	CMRR	V _{CM} = ± 13V	110	126	-	110	126	-	dB
Power Supply Rejection Ratio	PSRR	$V_{S} = \pm 3V$ to $\pm 18V$	-	4	10	-	4	10	μV/V
Large-Signal Voltage Gain	Avo	$\begin{split} R_L &\geq 2k\Omega, \ V_0 = \pm 10V \\ R_L &\geq 500\Omega, \ V_0 = \pm 0.5V, \\ V_S &= \pm 3V \ \text{Note } 3 \end{split}$	200 150	500 500	-	200 150	500 500	-	V/mV
Output Voltage Swing	vo	$R_{L} \ge 10 k\Omega$ $R_{L} \ge 2 k\Omega$ $R_{L} \ge 1 k\Omega$	± 12.5 ± 12 0 ± 10.5	± 13.0 ± 12.8 ± 12.0		± 12.5 ± 12.0 ± 10.5	± 13.0 ± 12.8 ± 12.0		v
Slew Rate	SR	R _L ≥ 2k1		0 17	-	-	0.17	-	۷:'µs
Closed-Loop Bandwidth	BW	A _{VCL} = +10	-	06	-	-	0.6	-	MHz
Open-Loop Output Resistance	R _O	V ₀ = 0. I ₀ = 0	-	60	-	-	60	-	n
Power Consumption	Pd	Each Amplifier V _S = ± 3V	=	90 4	120 6	_	90 4	120 6	mW
Offset Adjustment Range		Rp = 20k1)	-	:4	-	-	±4	-	mV
Innut Canacitance	C			A	_		8	_	oF

NOTES:

1. Long-Term Input Offset Voltage Stability refers to the averaged trend line of $V_{OS}va$. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 operating days are typically 2.5 μ V — refer to typical performance curves.

Sample tested
 Guaranteed by design

5-102

4.0 COMPONENT DATA SHEETS

Data sheets for:

Lake Shore Cryotronics DT-500 Hastings DV-6R Hastings DB-20 Texas Instruments TL084 Texmate PM-45XU Analog Devices AD581JH National Semiconductor LM339N Texas Instruments 75452 Teledyne 643-1 Teledyne 643-1 Teledyne 645-2 National Semiconductor LM393AN Analog Devices AD7512DIKN National Semiconductor LM335Z Precision Monolithics OP-10CY
5.0 APPENDIX

List of Relevant NRAO Technical Reports and Technical Memoranda.

- VLBA Technical Report No. 1, Low-Noise, 8.4 GHz Cryogenic GASFET Front-End, S. Weinreb, H. Dill and R. Harris, August 29, 1984.
- Electronics Division Internal Report No. 204, Temperature Readout Unit for Lake Shore Cryotronics Silicon Diode Sensors (DT-500 Series), Michael Balister, May 1980.
- Calibration of the vacuum sensors on VLBA and JPL Front-Ends, Harry Dill, Jan 26, 1987. (This memorandum follows this list.)
- VLA Technical Report No. 68, FRONT-END CONTROL MODULE, Module Type F14, David Weber, 5/15/92.
- VLBA Technical Report No. 22, FRONT-END CONTROL MODULE, Module Type F117, Paul Lilie, Larry May, David Weber, January 1993.

FAX NO. 5057724243

P. 01

Post-It= brand fax transmittal memo 7671 / of pages > 3

Eau A	Fax d
Dopt.	Phone #
Ca. /	ča. 1
Gerry Petercin	From S. Grayson

NATIONAL RADIO ASTRO Socorro, New Mexico

January 26, 1987

TO: VLBA Front End Maintenance Personnel

FROME Harry Dill

SUBJECT: Calibration of the vacuum sensors on VLBA and JPL front ends.

TOOLS REQD: Small flat bladed screw driver.

The vacuum sensor circuits in the field have a tendency to drift upward over time. The cause of this is possibly contamination of the thermocouple. The extent of this problem needs to be determined, and can be done by keeping accurate field repair records.

Two circuits exist for sensing vacuum. Vd-dewar vacuum and Vppump vacuum. These circuits are on the sensor card, which is the second from the top in the card cage. Each circuit has two potentiometers for setting a zero point and an atmosphere point. These two set points are coupled together so that changing one, will alter the other slightly.

Dutlined here is a procedure for calibration of the vacuum sensors in the field. If these do not work, than the unit should be returned to maintenance. When ever this field calibration is performed a proper maintenance report form should be filed. This is the only way that data on this problem can be accumulated.

PROCEDURE

- 1) The Vp and Vd thermocouple gauges on the front and will be used as the reference points for ATM and ZERD. For this to work the front end must be cold, T15<25K.
- 2) Note the readings of Vd, Vp, T15, T50, T300 from the readout panel and record them on the maintenance sheet.
- 31 To ensure that the solenoid or the refrigerator will not be disturbed during the calibration process, the AC power plug, connected to J-1, should be connected directly to the refrigerator power receptacle. This removes power to the solenoid, and bypasses the control card for powering the refrigerator.

- Disconnect the vacuum hose from the front and seal 45 it off at the pump and such that other front ands can use the pump if required. (During the calibration the pump will turn on an off depending the Vd reading.)
- Remove the cover to the card cage (two thumb screws Si located on either side of the readout penel) and locate the sensor card (second from the top). Then locate four trimpots labeled D ZERO, D ATM, P ZERO and P ATM. Do not turn any other trimpots as they may effect the calibration offithe receiver.
- ٤) With the Vx, Vx is either Vd or Vp depending upon which circuit is being calibrated, plug connected to the Vp thermocouple the reading for Vx should be 10.0. Turning the multiturn matrimpot X ATM, again X is wither P or D, should bring the readout to 10.0 if required. Note that the readout takes several seconds to stabilize after turning the trimpot, so turn it slowly.
- 7) Connect the Vx plug to the Vd thermocouple. The reading for Vx should be 0.0. Adjust X ZERO to bring this reading to 0.0+/~ .005.
- Recheck the ATN reading and ZERO reading by repeating 8) steps 6 and 7.
- 9) Reconnect the vacuum line. reconnect plugs Vp and Vd properly. Replace the card cage cover and reconnect the AC power to J-1 and the refrigerator AC power to itself.

NOTES

e.

a) A reading of Vd >.420 will activate a pump request. This will be activated at all times unless the front end is commanded to the OFF mode. If the front and is issuing a pump request and is cold and running properly then this indicates that the vacuum sensor has drifted upward.