

US/GR BK/VLBA /

VLBA Technical Report No. 44
THE VLBA CORRELATOR
FFT CONTROL CARD (FCC)
AND
FFT CARD MANUAL
VOLUME 2 of 2

**VLBA Technical Report No. 44
THE VLBA CORRELATOR
FFT CONTROL CARD (FCC)
AND
FFT CARD MANUAL
VOLUME 2 of 2**

Joseph Greenberg

Ray Escoffier

July 21, 1998

RECEIVED

MAR 11 1999

**AOC LIBRARY
SOCORRO, NM**

fftmanv2.doc Microsoft Word not under SCCS control

**Master file stored in /corrdwgs/manuals/fftman/SCCS
(where the SCCS file would have been stored)**

1 TABLE OF CONTENTS

(VOLUME II)

| | | |
|----------|--|-----------|
| 1 | TABLE OF CONTENTS..... | 2 |
| 2 | FCC Schematics, Layouts, PAL Schematic Representations | 4 |
| 2.1 | k046d01.blk FCC Block Diagram..... | 5 |
| 2.2 | FCC Schematics | 6 |
| 2.2.1 | l013d01.sch FFT Control Card | 6 |
| 2.2.2 | l013d02.sch FFT Control Card | 7 |
| 2.2.3 | l013d03.sch FFT Control Card | 8 |
| 2.2.4 | l013d04.sch FFT Control Card | 9 |
| 2.2.5 | l013d05.sch FFT Control Card | 10 |
| 2.3 | z006d01.lay FFT Control Card IC Layout | 11 |
| 2.4 | fctop.pal FCC PALs | 12 |
| 2.4.1 | pal1b.sch Pulsar Gate Model Shift Register | 13 |
| 2.4.2 | pal1g.sch 2 Parameter Model Generator: Control PAL | 14 |
| 2.4.3 | pal6c.sch Fringe NCO Serial Input Control PAL | 15 |
| 2.4.4 | pal7f.sch FSTC Serial Word Mux 7F & 7E..... | 16 |
| 2.4.5 | pal8a.sch Trig Table Selection PAL..... | 17 |
| 2.4.6 | pal12d.sch FFT Sequencer Decode PAL..... | 18 |
| 2.4.7 | pal13d.sch FFT Sequencer Decode PAL | 19 |
| 2.4.8 | pal18d.sch FFT Sequencer Decode PAL | 20 |
| 2.4.9 | pal21e.sch HCB Controller PAL | 21 |
| 2.4.10 | pal 21h.sch Write Deglitcher PAL..... | 22 |
| 2.4.11 | pal22h.sch Model Parameter RAM Select PAL | 23 |
| 2.4.12 | pal26f.sch Misc uP Logic PAL..... | 24 |
| 2.4.13 | pal33j.sch Model Generator Micro Seq Adress Generator..... | 25 |
| 2.4.14 | pal34h.sch Model Generator Micro-Seq Control PAL | 26 |
| 2.5 | k027d02.blk FSTC Xilinx Design Block Diagram..... | 27 |
| 2.5.1 | k027d03.blk FSTC Xilinx Design Timing | 28 |
| 3 | FFT Card Schematics, Layouts, PAL Schematic Representations | 29 |
| 3.1 | l002d39.sch FFT Top Level Schematic | 30 |
| 3.2 | FFT Block Diagrams..... | 31 |
| 3.2.1 | k031d01.sch ASIC FFT Functions Block Diagram | 31 |
| 3.2.2 | k032d01.sch FFT Card Simplified Block Diagram | 32 |
| 3.2.3 | k033d01.sch Simplified NCO Block Diagram | 33 |
| 3.2.4 | k034d01.sch FFT Detailed Block Diagram | 34 |
| 3.2.5 | k034d02.sch Fringe Rotator Store Logic Block Diagram..... | 35 |
| 3.2.6 | l002d35.sch RAM Layout & Address Generation..... | 36 |
| 3.2.7 | l002d36.sch 1024 and 2048 Point FFT | 37 |

| | | |
|------------|---|-----------|
| 3.2.8 | l002d37.sch Big ROM Angle Paths..... | 38 |
| 3.3 | l025d26.sch Famous Star Diagram..... | 39 |
| 3.4 | FFT Card Schematics..... | 40 |
| 3.4.1 | l002d01.sch FFT Card Schematic Pin Connections | 40 |
| 3.4.2 | l002d02.sch FFT Card Internals | 41 |
| 3.4.3 | l002d03.sch FFT Stages 0 to 3 | 42 |
| 3.4.4 | l002d04.sch FFT Stages 4 and 5..... | 43 |
| 3.4.5 | l002d05.sch Counter, Window RAMs, Init RAM | 44 |
| 3.4.6 | l002d06.sch MUX FSTC Angles..... | 45 |
| 3.4.7 | l002d08.sch Stage 0A ASIC Hookup | 47 |
| 3.4.8 | l002d09.sch Stage 1 ASIC Hookup | 48 |
| 3.4.9 | l002d10.sch Stage 4 ASIC Hookup | 49 |
| 3.4.10 | l002d14.sch Stage 5 ASIC Hookup | 50 |
| 3.4.11 | l002d21.sch Stage 2 ASIC Hookup | 51 |
| 3.4.12 | l002d25.sch Stage 3 ASIC Hookup | 52 |
| 3.4.13 | l002d32.sch NCO Store MUX Address Generator..... | 53 |
| 3.5 | l002d38.sch FSTC CE and LD Timing..... | 54 |
| 3.6 | z001d01.lay FFT Card Component Layout Sketch | 55 |
| 3.7 | l002d34.sch FFT Card PAL Descriptions..... | 56 |
| 4 | FFT Bin Schematics..... | 57 |
| 4.1 | l025d09.sch Rack Interconnect | 58 |
| 4.2 | l025d01.sch FFT Bin (Racks 2 and 3)..... | 59 |
| 4.2.1 | l025d02.sch FFT Card Output Pin Connections | 60 |
| 4.2.2 | l025d03.sch FFT Card Connector..... | 61 |
| 4.3 | l025d04.sch 100 Ohm Terminating Resistors | 62 |
| 4.4 | l025d40.sch Backplane Buffer Board | 63 |
| 4.5 | l025d42.sch FSTC Buffer Board..... | 64 |
| 4.6 | l025d45.sch FFT Bin (Racks 0 and 1)..... | 65 |
| 4.6.1 | l025d46.sch FFT Card Output Pin Connections | 66 |
| 5 | VLBA1 Gate Array | 67 |
| 5.1 | k001d01.sch Butterfly ASIC Block Diagram..... | 68 |
| 5.2 | k028d03.blk VLBA1 Pinout | 69 |
| 6 | FFT Test Fixture Schematic and Block Diagram | 70 |
| 6.1 | l015d37.sch FFT Test Fixture Top Level Menu | 71 |
| 6.2 | l015d38.sch FFT Test Fixture Block Diagram | 72 |

The Orcad plot files can all be plotted using the script:
 /corrdwgs/manuals/fftman/plotfft which is under SCCS control.

This file can be printed without the place holders by telling the print section to
 print pages 1,2,3,4,29,57,67,70 .

2 FCC Schematics, Layouts, PAL Schematic Representations

FCC Block Diagram /corrdwgs/fcc/sch/k046d01.sch


FCC Schematics /corrdwgs/fcc/sch/1013d01.sch through 05


FCC Layout z006d01.lay

FCC PAL Schematic Representations. FCC PALS Sheet 1 through 15





FCC FSTC XILINX DESIGN K027D02.BLK, 03

FCC BLOCK DIAGRAM







| REVISION | DATE | DESCRIPTION |
|----------|---------|--|
| REV A | 2/20/90 | CHANGE S20 FUNCTION ON SH. 3 CHANGE S20 FUNCTION TABLE ON SH. 4 ADD SS TABLE AND FIFO CHART ON SH. 4 CHANGE S40 TO 168 AND IC TO 16L8 ADD TO 16T TABLE ON SH. 1, CHG 8A TO 22V10 ADD SEL15 TO 26P ON SH. 3 ADDITION OF LAGS AND SCALES OF ADD IN NUMBERS |
| REV B | 4/29/91 | CHANGE VEE AND V _S TO 15VSA ON SH. 4 PUT FFT INTO 7F AND 7E ON SH. 4 CORRECT MINOR ERRORS ON SH. 4 ADD SELECTION CARD CHANGE FFT CARD CONTROL WORD SHIFT OUT |
| REV C | 7/06/92 | CHANGE 1B TO 22V10 ON SH. 4 CHANGE IC TO 16L8 ON SH. 4 PUT RAM PART NO. IN ADD NEW IC 7A, DEL SIX PINS FROM VEE |
| REV D | 2/24/93 | ADDITION OF LAGS AND SCALES OF ADD IN NUMBERS ADDITION OF SELECTION CARD ADD RESISTOR R17 SHIPPING APPROVAL SH1, SH2, & SH3 ADD NET - STG4ADRENA ADD NET - STG5ADRENA MOVED RL, ADDED R17 & R18 |




STORED IN M:\PCC\SCH UNDER SCCS.
VLBA CORRELATOR PROJECT
NATIONAL RADIO ASTRONOMY OBSERVATORY
CHARLOTTESVILLE, VA
Title: PFT CONTROL CARD
Size: Document Number: REV D
Date: February 5, 1998 Sheet 1 of 5
Document Number: 56000L013 (LO13D01.SCH)
REV D




STAGE 4 TRIG TABLE




MICROPROCESSOR





STAGE 4 UPPER TRIG TABLE




STAGE 4 LOWER TRIG TABLE




STAGE 5 .TRIG TABLE




128/512 PT TRIG TABLE



2048 PT TRIG TABLE








HCB DATA BUS



| SEL0 | STROBE | MODE1 | MODE0 | FUNCTION |
|------|--------|-------|-------|-----------------------------|
| 0 | X | 0 | 0 | ALLOW SLAVE TO ASSERT ATT/N |
| 0 | X | 0 | 1 | IDLE |
| 0 | X | 1 | 0 | IDLE |
| 1 | 0 | 0 | 1 | MASTER SENDS I/O TO SLAVE |
| 1 | 0 | 0 | 0 | MASTER WRITES TO SLAVE |
| 1 | 1 | 0 | 1 | MASTER READS FROM SLAVE |
| 1 | 1 | 1 | 0 | MASTER RESETS SLAVE |

NATIONAL RADIO ASTRONOMY OBSERVATORY
CHARLOTTESVILLE, VA
Title: FPT CONTROL CARD
Size: Document Number D
D 56000103 (L013D03.SCH) REV D
Date: October 17, 1997 Sheet 3 of 5






MICRO INSTRUCTION MEMORY








PULSAR GATE GENERATOR

NOTE: RAM ADDRESS SIGNALS PA0 THRU PA7 COUNT
THREE FOR THE THREE SPECTRAL POINTS THAT
THEY ARE OUTPUTTED ON AN AS IC. RAM
ADDRESS SIGNALS PA8 THRU PA17 REPRESENT
THE 10-BIT ESTIMATE OF THE PULSAR PHASE.






INSTRUCTION PROGRAM COUNTER CONTROL



MODEL GENERATOR



MODEL PARAMETER MEMORY



NOTE: F118 IS IN RACKS 2, 3 & TEST FIL, ALS138 IN RACKS 0 & 1. SE ALLOWED ALLS EVERYWHERE.


NOTE: F118 IS IN RACKS 2, 3 & TEST FIL, ALS138 IN RACKS 0 & 1. SE ALLOWED ALLS EVERYWHERE.

FRACTIONAL SAMPLE
NCO SHIFT REGISTER
DATA2A
P3C-31 PIPE0
P3B-31 PIPE2
P3B-31 PIPE3
P3B-36 PIPE2
P3B-27 PIPE3

STNS 0, 2, 4, 6, 8

STNS 1, 3, 5, 7, 9


VLA CORRELATOR PROJECT
NATIONAL RADIO ASTRONOMY OBSERVATORY
CHARLOTTESVILLE, VA
Title
FPT CONTROL CARD
Size Document Number
D 56000L013 (L013D04.SCH) REV
Date April 2, 1998 Sheet 4 of 5



SIX PARAMETER MODEL EQUATION:

| CLOCK | INPUT | OP CODE | OPERATION | FUNCTION | STORAGE |
|-------|-------|---------|-------------|------------------|---------|
| 0 | A5 LS | | | | |
| 1 | A5 MS | | | | |
| 0 | A4 LS | 02 | P | A5 INTO REGISTER | RF1 |
| 1 | A4 MS | 02 | | | |
| 0 | A3 LS | 08 | (P * Q) + T | (RF1 X T) + A4 | RF1 |
| 1 | A3 MS | 08 | (P * Q) + T | (RF1 X T) + A3 | RF1 |
| 0 | A2 LS | 08 | (P * Q) + T | (RF1 X T) + A2 | RF1 |
| 1 | A2 MS | 08 | (P * Q) + T | (RF1 X T) + A2 | RF1 |
| 0 | A1 LS | 08 | (P * Q) + T | (RF1 X T) + A2 | RF1 |
| 1 | A1 MS | 08 | (P * Q) + T | (RF1 X T) + A2 | RF1 |
| 0 | A0 LS | 08 | (P * Q) + T | (RF1 X T) + A1 | RF1 |
| 1 | A0 MS | 08 | (P * Q) + T | (RF1 X T) + A0 | F REG |
| 0 | | 08 | (P * Q) + T | (RF1 X T) + A0 | F REG |

T (TIME IS STORED IN THE RF0 REGISTER.
REGISTER RF1 IS USED AS THE ACCUMULATOR.
THE INPUT PARAMETERS PING PONG BETWEEN REGISTER R AND S.




| I5 | I4 | I3 | I2 | I1 | I0 | HEX | OPERATION (FLOATING POINT) |
|----|----|----|----|----|----|-----|--------------------------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 00 | P |
| 0 | 0 | 0 | 0 | 1 | 0 | 01 | P + T |
| 0 | 0 | 0 | 1 | 0 | 0 | 02 | P * Q |
| 0 | 0 | 1 | 0 | 0 | 0 | 03 | COMPARE P AND T |
| 0 | 0 | 0 | 1 | 0 | 0 | 04 | MAX P, T |
| 0 | 0 | 0 | 1 | 1 | 0 | 05 | MIN P, T |
| 0 | 0 | 1 | 1 | 0 | 0 | 06 | CONVERT T TO INTEGER |
| 0 | 0 | 1 | 1 | 1 | 0 | 07 | SCALE T TO INTEGER BY Q |
| 0 | 1 | 0 | 0 | 0 | 0 | 08 | (P * Q) + T |
| 0 | 1 | 0 | 0 | 1 | 0 | 09 | ROUND T TO INTEGER VALUE |
| 0 | 1 | 0 | 0 | 1 | 1 | 0A | RECIPROCAL SEED OF P |
| 0 | 1 | 0 | 1 | 0 | 0 | 0B | CONVERT T TO ALTERNATE F, P FORMAT |
| 0 | 1 | 0 | 1 | 0 | 1 | 0C | CONVERT T FROM ALTERNATE F, P FORMAT |
| 0 | 1 | 1 | 0 | 0 | 0 | 0D | |
| 0 | 1 | 1 | 0 | 1 | 0 | 0E | |
| 0 | 1 | 1 | 1 | 1 | 0 | 0F | |
| I5 | I4 | I3 | I2 | I1 | I0 | HEX | OPERATION (INTEGER) |
| 1 | 0 | 0 | 0 | 0 | 0 | 20 | P OR T |
| 1 | 0 | 0 | 0 | 1 | 1 | 21 | P AND T |
| 1 | 0 | 0 | 1 | 0 | 0 | 22 | EQD P, T |
| 1 | 0 | 0 | 1 | 1 | 0 | 23 | COMPARE P AND T |
| 1 | 0 | 0 | 1 | 0 | 1 | 24 | MAX P, T |
| 1 | 0 | 0 | 1 | 1 | 0 | 25 | MIN P, T |
| 1 | 0 | 0 | 1 | 1 | 1 | 26 | CONVERT T TO INTEGER |
| 1 | 0 | 0 | 1 | 0 | 0 | 27 | SCALE T TO INTEGER BY Q |
| 1 | 0 | 1 | 0 | 0 | 0 | 28 | |
| 1 | 0 | 1 | 0 | 1 | 0 | 29 | |
| 1 | 0 | 1 | 1 | 0 | 0 | 2A | |
| 1 | 0 | 1 | 1 | 1 | 0 | 2B | |
| 1 | 1 | 0 | 0 | 0 | 0 | 30 | |
| 1 | 1 | 0 | 0 | 1 | 0 | 31 | |
| 1 | 1 | 0 | 1 | 0 | 0 | 32 | |
| 1 | 1 | 0 | 1 | 0 | 1 | 33 | LOGICAL SHIFT P, Q PLACES |
| 1 | 1 | 0 | 1 | 0 | 0 | 34 | ARITHMETIC SHIFT P, Q PLACES |
| 1 | 1 | 0 | 1 | 1 | 0 | 35 | FUNNEL SHIFT P-T, Q PLACES |
| 1 | 1 | 0 | 1 | 1 | 1 | 36 | |
| 1 | 1 | 1 | 0 | 1 | 0 | 37 | |
| X | 1 | 1 | 0 | 1 | 0 | 18 | MOVE P |
| X | 1 | 1 | 1 | 1 | 0 | 1F | LOAD MODE REGISTER |

| PSEL(0..3), QSEL(0..3), TSEL(0..3) SELECTION CHART | | | | | |
|--|------|------|------|-----|-----------------------------|
| SEL3 | SEL2 | SEL1 | SEL0 | HEX | P, Q, T INPUT SELECTED |
| 0 | 0 | 0 | 0 | 00 | R REGISTER |
| 0 | 0 | 0 | 1 | 01 | S REGISTER |
| 0 | 0 | 1 | 0 | 02 | ZERO (0000 0000 0000 0000) |
| 0 | 0 | 1 | 1 | 03 | 0.5 * (3FE0 0000 0000 0000) |
| 0 | 1 | 0 | 0 | 04 | 1 (3FF0 0000 0000 0000) |
| 0 | 1 | 0 | 1 | 05 | 2 (4000 0000 0000 0000) |
| 0 | 1 | 1 | 0 | 06 | 3 (4000 0000 0000 0000) |
| 1 | 0 | 0 | 0 | 08 | P1 ** (4009 1FB 5444 2D18) |
| 1 | 0 | 0 | 1 | 09 | REGISTER FILE 0 |
| 1 | 0 | 1 | 0 | 0A | REGISTER FILE 1 |
| 1 | 0 | 1 | 1 | 0B | REGISTER FILE 2 |
| 1 | 1 | 0 | 0 | 0C | REGISTER FILE 3 |
| 1 | 1 | 0 | 1 | 0D | REGISTER FILE 4 |
| 1 | 1 | 1 | 0 | 0E | REGISTER FILE 5 |
| 1 | 1 | 1 | 1 | 0F | REGISTER FILE 6 |


* 0.5 (FLOATING POINT) OR -1 (INTEGER)
** PI (FLOATING POINT) OR MAX NEG (INTEG)

| | |
|--------------------------------------|-------------------------|
| VLBA CORRELATOR PROJECT | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | |
| CHARLOTTESVILLE, VA | |
| Title | FFT CONTROL CARD |
| Size | Document Number |
| C | 56000L013 (L013D05.SCH) |
| Date: | February 10, 1993 |
| Sheet | 5 of 5 |



DRAWINGS ARE B SIZE UNLESS OTHERWISE INDICATED


PULSAR GATE MODEL
SHIFT REGISTER



SHEET 2

PAL1B.SCH


FSTC
2 PARAM MODEL GEN
CONTROL PAL



SHEET 3

PAL1G.SCH


FRINGE NCO
SERIAL INPUT
CONTROL PAL



SHEET 4

PAL6C.SCH


FSTC SERIAL
WORD MUX 7F & 7E



SHEET 5

C SIZE
PAL7F.SCH


TRIG TABLE
SELECTION PAL



SHEET 6

PAL8A.SCH


FFT SEQUENCER
DECODE PAL



SHEET 7

PAL12D.SCH

FFT SEQUENCER
DECODE PAL



SHEET 8

PAL13D.SCH


FFT SEQUENCER
DECODE PAL



SHEET 9

PAL18D.SCH


HCB CONTROLLER PAL



SHEET 10

PAL21E.SCH


WRITE DEGLITCHER



SHEET 11

PAL21H.SCH

MODEL PARAMETER
RAM SELECT PAL



SHEET 12

PAL22H.SCH


MISC uP LOGIC PAL



SHEET 13

PAL26F.SCH


MOD GEN MICRO-SEQ
ADR GEN 33J & 33H



SHEET 14

PAL33J.SCH

MOD GEN MICRO-SEQ
CONTROL PAL




SHEET 15

PAL34H.SCH


| | | |
|----------|------------------|---------------|
| Title | | |
| FCC PALS | | |
| Size | Document Number | REV |
| B | FCCTOP.PAL | |
| Date: | October 15, 1997 | Sheet 1 of 15 |

LOCATED L013D04.SCH, CENTER



PAL 1B
PULSAR GATE MODEL SHIFT REGISTER

THIS PAL IS A 10-BIT SHIFT REGISTER AND RECEIVES A PULSAR MODEL FROM THE MODEL GENERATOR EVERY 4 mSEC.




module PAL_1B
title 'PULSAR GATE SHIFT REGISTER'
Ray Escoffier 14 Feb 1991'

```
U1B      device      'P22V10' ;
"inputs....."
FSTC_IN      PIN 2 ;
"outputs....."
S9          PIN 23 ;
S8          PIN 22 ;
S7          PIN 21 ;
S6          PIN 20 ;
S5          PIN 19 ;
S4          PIN 18 ;
S3          PIN 17 ;
S2          PIN 16 ;
S1          PIN 15 ;
S0          PIN 14 ;
"definitions....."
"equations....."
equations
S0      :=      FSTC_IN      ;
S1      :=      S0      ;
S2      :=      S1      ;
S3      :=      S2      ;
S4      :=      S3      ;
S5      :=      S4      ;
S6      :=      S5      ;
S7      :=      S6      ;
S8      :=      S7      ;
S9      :=      S8      ;
end PAL_1B
```

| | | |
|-------|----------------------------------|---------------|
| | | |
| | | |
| Title | PULSAR GATE MODEL SHIFT REGISTER | |
| Size | Document Number | REV |
| B | PAL1B.SCH | |
| Date: | October 20, 1997 | Sheet 2 of 15 |

LOCATED L013D04.SCH, LOWER RIGHT



PAL 1G FSTC 2 PARAMETER MODEL GENERATOR CONTROL PAL

THIS PAL DECODES VARIOUS FFT CYCLE AND FRINGE CYCLE TIMING SIGNALS TO PROVIDE VARIOUS CONTROL SIGNAL REQUIRED BY THE FSTC TWO PARAMETER MODEL GENERATOR.

!CNTRST
PIN 19. THIS PAL OUTPUT PIN SUPPLIES A RESET SIGNAL FOR THE 74LS163. THIS COUNTER RESETS AT THE START OF AN FFT CYCLE AND COUNTS THRU STATION PAIRS DURING AN FFT CYCLE. THIS OUTPUT IS JUST FFT8 EXCEPT WHEN INHIBITED BY THE SIGNAL PROG.

!SO0
PIN 18. THIS PAL OUTPUT CLOCKS FSTC PARAMETERS OUT OF THE UPPER FIFO INTO THE XILINX CHIP.

SI1
PIN 17. THIS PAL OUTPUT CLOCKS FSTC PARAMETERS OUT OF THE XILINX CHIP AND INTO THE LOWER FIFO,


!SO1
PIN 16. THIS PAL OUTPUT CLOCKS FSTC PARAMETERS OUT OF THE LOWER FIFO INTO THE XILINX CHIP.

!OE0
PIN 15. THIS PAL OUTPUT ENABLES THE OUTPUT OF THE UPPER FIFO SO IT CAN DRIVE THE XILINX CHIP.

!OE1
PIN 14. THIS PAL OUTPUT ENABLES THE OUTPUT OF THE LOWER FIFO SO IT CAN DRIVE THE XILINX CHIP.

!RST1
PIN 13. THIS PAL OUTPUT RESETS THE LOWER FSTC PARAMETER FIFO.

FSCLK
PIN 12. THIS PAL OUTPUT IS THE ENABLE FOR FOR THE FSSRCLK CLOCK. BECAUSE CLK16 HAS THE SAME TIMING AS THIS SIGNAL IT MUST BE DELAYED BY PASSING THRU THIS PAL TO AVOID A RACE AT THE 8E 74LE138.



module PAL_1G
title 'FSTC MODEL GENERATOR PAL'

Ray Escoffier 19 August, 1989'
U1G device 'P16L8' ;

"inputs....."

| | |
|-----------|--------------------------------|
| CLK16 | PIN 1 ; |
| PROG | PIN 2 ; |
| FFT8 | PIN 3 ; "COUNTER 1F RESET" |
| FFT9 | PIN 5 ; "FIFO SHIFT IN CLOCK" |
| FFT10 | PIN 6 ; "FIFO SHIFT OUT CLOCK" |
| FFT11 | PIN 7 ; "FIFO RESET" |
| FFT12 | PIN 8 ; "FSCLK" |
| FSTFRINGE | PIN 9 ; |

"outputs....."

| | |
|---------|----------|
| !CNTRST | PIN 19 ; |
| !SO0 | PIN 18 ; |
| SI1 | PIN 17 ; |
| !SO1 | PIN 16 ; |
| !OE0 | PIN 15 ; |
| !OE1 | PIN 14 ; |
| !RST1 | PIN 13 ; |
| FSCLK | PIN 12 ; |

"definitions....."

"equations....."


| | |
|--------|----------------------|
| CNTRST | = FFT8 & !PROG |
| SO0 | = FFT10 & FSTFRINGE |
| SI1 | = FFT9 |
| SO1 | = FFT10 & !FSTFRINGE |
| OE0 | = FSTFRINGE |
| OE1 | = !FSTFRINGE |
| RST1 | = FFT11 & FSTFRINGE |
| FSCLK | = FFT12 |

end PAL_1G

| | | |
|--|-----------------|-----|
| Title | | |
| FSTC: 2 PARAM MODEL GENERATOR: CONTROL PAL | | |
| Size | Document Number | REV |
| B | PAL1G.SCH | |

Date: February 6, 1998 Sheet 3 of 15

LOCATED ON THE RIGHT SIDE OF L013D04.SCH



PAL 6C
FRINGE NCO SERIAL INPUT CONTROL PAL

THIS PAL CONTROLS THE CLOCK ENABLES FOR THE 74LS166 SHIFT REGISTERS THAT SHIFT SERIAL MODEL PARAMETERS INTO THE SYSTEM AND THE NCO AND DELAY DATA OUTPUT SIGNALS.

FRSIA
PIN 19. THIS PAL OUTPUT SUPPLIES THE FRINGE PARAMETER DATA OUTPUT. THERE ARE TWO IDENTICAL VERSIONS OF THIS SIGNAL FOR FANOUT REASONS.

PIN 18. THIS PAL OUTPUT IS NOT USED.

ENAO\
PIN 17. THIS PAL OUTPUT SUPPLIES THE CLOCK ENABLE SIGNAL FOR THE 8-BIT SHIFT REGISTER 5C.

ENA1\
PIN 16. THIS PAL OUTPUT SUPPLIES THE CLOCK ENABLE SIGNAL FOR THE 32-BIT SHIFT REGISTER FORMED BY 1C, 2C, 3C, AND 4C.

ENA2\
PINS 15. THIS PAL OUTPUT SUPPLIES THE CLOCK ENABLE SIGNAL FOR THE 8-BIT SHIFT REGISTER 5D.

ENA3\
PIN 14. THIS PAL OUTPUT SUPPLIES THE CLOCK ENABLE SIGNAL FOR THE 32-BIT SHIFT REGISTER FORMED BY 1D, 2D, 3D, AND 4D.

DELAY_DATA
PIN 13. THIS PAL OUTPUT SUPPLIES THE DELAY VALUE OUTPUT.

FRSIB
PIN 12. THIS PAL OUTPUT SUPPLIES THE SECOND FRINGE PARAMETER DATA OUTPUT.

| S5 | S4 | S3 | S2 | FUNCTION | MODEL |
|----|----|----|----|--|----------------------|
| 0 | X | X | X | ENABLE ALL SHIFT REGISTERS TO LOAD | |
| 1 | X | X | X | ENABLE ALL SHIFT REGISTERS TO SHIFT | |
| 1 | 0 | 0 | 0 | IDLE | |
| 0 | 0 | 0 | 1 | ENAO\ = 0 OTHER ENABLES INACTIVE (LOAD 5C) | FRINGE RATE |
| 0 | 0 | 1 | 0 | ENA1\ = 0 OTHER ENABLES INACTIVE (LOAD 1,2,3,4C) | FRINGE RATE OR DELAY |
| 0 | 0 | 1 | 1 | ENA2\ = 0 OTHER ENABLES INACTIVE (LOAD 5D) | FRINGE PHASE |
| 0 | 1 | 0 | 0 | ENA3\ = 0 OTHER ENABLES INACTIVE (LOAD 1,2,3,4D) | FRINGE PHASE |
| 1 | 1 | 0 | 1 | ENA0\ AND ENA1\ = 0 OTHERS INACTIVE (SHIFT 1,2,3,4,5C) | FRINGE RATE |
| 1 | 1 | 1 | 0 | ENA2\ AND ENA3\ = 0 OTHERS INACTIVE (SHIFT 1,2,3,4,5D) | FRINGE PHASE |
| 1 | 1 | 1 | 1 | ENA1\ = 0 OTHERS INACTIVE (SHIFT 1,2,3,4C) | DELAY |

NOTE THAT CLK16C IS NOT USED.

```

module PAL_6C
title 'FRINGE NCO SERIAL INPUT CONTROL PAL'
Ray Escoffier 9 August, 1989'
U6C device 'P16L8';

inputs..... FR_PHASE PIN 2;
           DELAY_IN PIN 3;
           FR_RATE PIN 4;
           S2 PIN 5;
           S3 PIN 6;
           S4 PIN 7;
           S5 PIN 8; "NOT USED"

"-----"
outputs.... FRSIA PIN 19;
           !ENAO PIN 17;
           !ENA1 PIN 16;
           !ENA2 PIN 15;
           !ENA3 PIN 14;
           DELAY PIN 13;
           FRSIB PIN 12;

"-----"
definitions... MODE = [S4,S3,S2];
               ENA = [ENA3,ENA2,ENA1,ENAO];


"-----"
equations.... FRSIA = FR_PHASE & (MODE == [1,1,0]);
               # FR_RATE & (MODE == [1,0,1]);
               ENA = [0,0,0,1] & (MODE == [0,0,1]);
               # [0,0,1,0] & (MODE == [0,1,0]);
               # [0,1,0,0] & (MODE == [0,1,1]);
               # [1,0,0,0] & (MODE == [1,0,0]);
               # [0,0,1,1] & (MODE == [1,0,1]);
               # [1,1,0,0] & (MODE == [1,1,0]);
               # [0,0,1,0] & (MODE == [1,1,1]);
               DELAY = DELAY_IN & (MODE == [1,1,1]);
               FRSIB = FR_PHASE & (MODE == [1,1,0]);
               # FR_RATE & (MODE == [1,0,1]);

"-----"
end PAL_6C

```

| FRINGE NCO SERIAL INPUT CONTROL PAL | | |
|-------------------------------------|-----------------|-----|
| Size | Document Number | REV |
| B | PAL6C.SCH | |

Date: October 15, 1997 Sheet 4 of 15




SIGN EXTENSION DETERMINATION

LOCATED L013D04.SCH LOWER RIGHT
PAL 7F (ALSO 7E)

THESE PALS MUX THE FSTC XILINX OUTPUTS TOGETHER TO GET THE
PROPER FSTC PHASE AND RATE PARAMETERS FOR THE MODE PROGRAMMED.

FSTC SERIAL WORD MUX
16V8'S REPLACED WITH 22V10'S
7F PAL7F.ABL



module PAL_7E
title 'FSTC DATA MUX PAL'

Ray Escoffier 19 August, 1989'

U7E device 'P22V10';

" THIS PAL REPLACES THE 16V8 ORIGINAL DESIGN "
 " This pal is very similar to pal7f.abl. See pal7f.abl for detailed "
 " comments. "
 " inputs....."

```

FSTC0  PIN 2 ;
FSTC1  PIN 3 ;
FSTC2  PIN 4 ;
FSTC3  PIN 5 ;
FSTC4  PIN 6 ;
FSTC5  PIN 7 ;
FSTC6  PIN 8 ;
FSTC7  PIN 9 ;
M2    PIN 23 ;
M3    PIN 22 ;
FFT0  PIN 17 ;
FFT14 PIN 16 ;

```

"internal storage, not used externally....."

SIGN0 PIN 15 ;
SIGN1 PIN 14 ;

" M3 M2 MODE
 0 0 64, 128, 256, OR 512 POINT FFT
 0 1 1024 POINT FFT
 1 0 2048 POINT FFT

" FFT0 = 1 PRODUCES SIGN EXTENSION
 " FFT14 = 0 DURING 10-BIT SHIFTOUT OF THE FSTC NCO PHASE
 " FFT14 = 1 DURING 10-BIT SHIFTOUT OF THE FSTC NCO RATE

"outputs....."

```

!FSSIE   PIN 21 ;
!FSSIF   PIN 20 ;
!FSSIG   PIN 19 ;
!FSSIH   PIN 18 ;

```

"definitions....."

MODE = [M3,M2]

"equations....."

equations

```

# SIGN0 := 0 & (MODE == [0,0]) & !FFT14 & !FFT0 "PHASE"
# FSTC2 & (MODE == [0,0]) & FFT14 & !FFT0 "RATE"
# FSTC4 & (MODE == [0,1]) & !FFT14 & !FFT0 "PHASE"
# FSTC4 & (MODE == [1,0]) & FFT14 & !FFT0 "RATE"
# SIGN0 & FFT0 ;
# SIGN1 := 0 & (MODE == [0,0]) & FFT14 & !FFT0 "PHASE"
# FSTC3 & (MODE == [0,0]) & FFT14 & !FFT0 "RATE"
# FSTC5 & (MODE == [0,1]) & FFT14 & !FFT0 "PHASE"
# FSTC5 & (MODE == [1,0]) & !FFT14 & !FFT0 "RATE"
# FSTC4 & (MODE == [0,1]) & !FFT14 & !FFT0 "PHASE"
# SIGN1 & FFT0 ;
# PIPE 0"
"for FSSI, sign extension, using the sign of the rate, is only applied to"
"the rates for all fft sizes"
"since the phase is all zeros, we do not want the sign of the rate applied"
"to the phase for any of the three FFT sizes for FSSI (pipe 0)"

```

```

FSSIE := # FSTC2 & (MODE == [0,0]) & !FFT14 & !FFT0 "PHASE"
# 0 & (MODE == [0,0]) & FFT14 & !FFT0 "RATE"
# FSTC4 & (MODE == [0,1]) & !FFT14 & !FFT0 "PHASE"
# 0 & (MODE == [0,1]) & FFT14 & !FFT0 "RATE"
# FSTC4 & (MODE == [1,0]) & !FFT14 & !FFT0 "PHASE"
# 0 & (MODE == [1,0]) & FFT14 & !FFT0 "RATE"
# SIGN0 & FFT0 & !FFT14 & FFT0 "PHASE"

```

"PIPE 1"
"sign extension, using the sign of the rate, is applied to both phase and "
"rate except for the phase for fft sizes <= 512 and 2K, which are zero"

"The Xilinx FSTC7 term is faulty. FSTC7 adds ncoxl plus ncox512 for"
"2K pipe 3 initial phase. FSTC needs sign extension on the ncoxl."
"term. In the 2K phase equation, we are changing FSTC to FSTC6."
"pipe 3 will have the same initial phase as pipe 2. This is done as an"
"alternative to fixing the Xilinx. The error of the initial phase"
"being slightly off is not considered significant. For consistency the"
"initial phases are made identical for pipes 0 and 1 also."
"This entailed changing the 2K Phase from FSTC0 to 0."

```

FSSIF := # FSTC2 & (MODE == [0,0]) & !FFT14 & !FFT0 "PHASE"
# FSTC2 & (MODE == [0,0]) & FFT14 & !FFT0 "RATE"
# FSTC4 & (MODE == [0,1]) & !FFT14 & !FFT0 "PHASE"
# FSTC4 & (MODE == [0,1]) & FFT14 & !FFT0 "RATE"
# FSTC4 & (MODE == [1,0]) & !FFT14 & !FFT0 "PHASE"
# FSTC4 & (MODE == [1,0]) & FFT14 & !FFT0 "RATE"
# SIGN0 & (MODE == [0,1]) & FFT0 "P & R 1K"
# 0 & (MODE == [1,0]) & !FFT14 & FFT0 "PHASE 2K"
# SIGN0 & (MODE == [1,0]) & FFT14 & FFT0 "RATE 2K"

```

"PIPE 2"
"for FSSIG, we want the rate sign bit used for sign extension for rates in"
"all three FFT cases; we want zeros for the upper five bits for 512 and 1K"
"and we want to pass fstc6 thru during the upper 5 bits for 2K"
"for 512 and 1K, sign1 is the storage element to use"
"for 2K, sign0 is same as sign1 and we still use sign1 for the rate"

```

FSSIG := # FSTC3 & (MODE == [0,0]) & !FFT14 & !FFT0 "PHASE"
# FSTC3 & (MODE == [0,0]) & FFT14 & !FFT0 "RATE"
# 0 & (MODE == [0,1]) & !FFT14 & !FFT0 "PHASE"
# FSTC5 & (MODE == [0,1]) & FFT14 & !FFT0 "RATE"
# FSTC6 & (MODE == [1,0]) & !FFT14 & !FFT0 "PHASE"
# FSTC4 & (MODE == [1,0]) & FFT14 & !FFT0 "RATE"
# SIGN1 & # 0 & (M3 == 0) & !FFT14 & FFT0 "P 512&1K"

```

"PIPE 3"
"for FSSIH we want sign extension, using the sign of the rate, for all rates"
"we need the same sign extension for phase in 1K"
"we want zeros for <=512 phase"
"The Xilinx FSTC7 term is faulty. FSTC7 adds ncoxl plus ncox512 for"
"2K pipe 3 initial phase. FSTC7 needs sign extension on the ncoxl."
"term. In the 2K phase equation, we are changing FSTC to FSTC6 see"
"pipe 3 will have the same initial phase as pipe 2. This is done as an"
"alternative to fixing the Xilinx. The error of the initial phase"
"being slightly off is not considered significant. For consistency the"
"initial phases are made identical for pipes 0 and 1 also."

```

FSSIH := # FSTC3 & (MODE == [0,0]) & !FFT14 & !FFT0 "PHASE"
# FSTC1 & (MODE == [0,1]) & !FFT14 & !FFT0 "PHASE"
# FSTC5 & (MODE == [0,1]) & FFT14 & !FFT0 "RATE"
# FSTC6 & (MODE == [1,0]) & !FFT14 & !FFT0 "PHASE"
# FSTC4 & (MODE == [1,0]) & FFT14 & !FFT0 "RATE"
# SIGN1 & # 0 & (M3 == 0) & !FFT14 & FFT0 "P 512"
# SIGN1 & (MODE == [0,1]) & !FFT14 & FFT0 "ALL RATES"
# SIGN1 & (MODE == [1,0]) & FFT14 & FFT0 "PHASE 1K"

```

"See pal7f.abl for additional notes"


end PAL_7E

SEE EXTENSIVE COMMENTS IN pal7f.abl
 SEE k027d02.blk
 SEE fccasm/fcc.doc

IN m:/fcc/sch under SCCS


| Title | | |
|------------------------------|------------------|---------------|
| FSTC SERIAL WORD MUX 7F & 7E | | |
| Size | Document Number | REV |
| C | PAL7F.SCH | |
| Date: | October 20, 1997 | Sheet 5 of 15 |

LOCATED LOWER LEFT OF L013D02.SCH



PAL 8A
TRIG TABLE SELECTION PAL

PAL PINS 22 THRU 15 FORM A BINARY COUNTER WHICH IS USED BY THE TRIG TABLE RAMS TO SELECT A TRIG TABLE FROM THE 128 OR 256 TABLES STORED. THE COUNTER RESETS TO A COUNT OF ZERO AT THE START OF A FRINGE CYCLE AND INCREMENTS EACH FFT CYCLE. WHEN TBMODE IS LOW, THE TRIG TABLE SELECTED IS DETERMINED BY THE MICROPROCESSOR VIA THE TABLE0-7 INPUT LINES.



LOAD OVERRIDES RESET AND CLEAR.

| TEMODE | TABINC | CAPNF | FUNCTION |
|--------|--------|-------|---|
| 0 | X | X | CLOCK IN uPROC TABLE NUMBER TABLE(0..7) |
| 1 | 0 | X | HOLD TABLE 1-(0..7) |
| 1 | 1 | 0 | INCREMENT TABLE 1-(0..7) |
| 1 | 1 | 1 | RESET TABLE 1-(0..7) |

NOTE: INIT1\ INTO 8A IS A SPARE INPUT.

module PAL_8A
title 'TRIG TABLE CONTROL PAL'
Ray Escoffier 28 July 1989'

U8A device 'P22V10' ;

"inputs....."

| Pin | Pin |
|--------|--------|
| PIN 2 | TABINC |
| PIN 3 | CAPNF |
| PIN 4 | !INIT1 |
| PIN 5 | TBMODE |
| PIN 6 | TAB0 |
| PIN 7 | TAB1 |
| PIN 8 | TAB2 |
| PIN 9 | TAB3 |
| PIN 10 | TAB4 |
| PIN 11 | TAB5 |
| PIN 14 | TAB6 |
| PIN 23 | TAB7 |

"outputs....."

| Pin | Pin |
|--------|-----------|
| PIN 22 | TABLE 1-0 |
| PIN 21 | TABLE 1-1 |
| PIN 20 | TABLE 1-2 |
| PIN 19 | TABLE 1-3 |
| PIN 18 | TABLE 1-4 |
| PIN 17 | TABLE 1-5 |
| PIN 16 | TABLE 1-6 |
| PIN 15 | TABLE 1-7 |

"definitions....."

TABLE_IN = [TAB6,TAB5,TAB4,TAB3,TAB2,TAB1,TAB0]
TABLE = [TABLE6, TABLE5, TABLE4, TABLE3, TABLE2, TABLE1, TABLE0] ;

"equations....."

equations


TABLE := (TABLE_IN) & !TBMODE
(TABLE) & TBMODE & !TABINC
(TABLE + 1) & TBMODE & TABINC & !CAPNF
0 & TBMODE & TABINC & CAPNF

TABLE7 := (TAB7) & !TBMODE
0 & TBMODE

end PAL_8A

| Title | | |
|--------------------------|------------------|---------------|
| TRIG TABLE SELECTION PAL | | |
| Size | Document Number | REV |
| B | PAL8A.SCH | |
| Date: | October 15, 1997 | Sheet 6 of 15 |

LOCATED MID UPPER LEFT OF L013D02.SCH



| PAL 18D, 12D AND 13D FUNCTION TABLE | | | | | | | | | | |
|-------------------------------------|-------|----|----|----|----|----|----|----|-----|-----------------------------------|
| COUNT | CAPNF | T7 | T6 | T5 | T4 | T3 | T2 | T1 | T0 | FUNCTION |
| X | X | X | X | X | X | X | X | X | 1/0 | STAGE4-ENA = T0, STAGE5-ENA = T0\ |
| X | X | 0 | 0 | 0 | X | 0 | 0 | 0 | X | IDLE |
| X | X | X | X | X | X | 0 | 0 | 1 | X | INIT1\ = 0 |
| X | X | X | X | X | X | 0 | 1 | 0 | X | INIT2\ = 0 |
| X | X | X | X | X | X | 0 | 1 | 1 | X | INIT3\ = 0 |
| X | X | X | X | X | X | 1 | 0 | 0 | X | INIT4\ = 0 |
| X | X | X | X | X | X | 1 | 0 | 1 | X | INIT5\ = 0 |
| X | X | X | X | X | X | 1 | 1 | 0 | X | INITPG\ = 0 |
| X | 1 | 0 | 0 | 1 | X | X | X | X | X | FRLOAD\ = 0 |
| X | 1 | 0 | 0 | 1 | 0 | X | X | X | X | NEW FR = 1 |
| X | 0 | 0 | 1 | 1 | X | X | X | X | X | FRRW\ = 0 |
| X | 1 | 0 | 1 | 0 | X | X | X | X | X | uNEW FRINGE = 1 |
| X | 1 | 0 | 0 | 0 | X | X | X | X | X | PGFRFRINGE = 1 |
| 6 | X | 1 | 0 | 1 | X | X | X | X | X | FSTFRFRINGE = 1 |
| X | X | 1 | 1 | 0 | X | X | X | X | X | FSLOAD\ = 0 |

NOTE: T4 IS NOT USED.
WHEN FRMODE IS HIGH FRLOAD AND FRRW ARE INACTIVE AND S8
IS = TO NEW FR.

```
module PAL_12D
  title 'FFT SEQ FR DECODER
Ray Escoffier 16 Aug 1989'
```

```
U12D device 'P16R8';
inputs.....;
  CAPNF      PIN 2 ;
  FRMODE     PIN 3 ;
  S8         PIN 4 ;
  T3         PIN 5 ;
  T4         PIN 6 ;
  T5         PIN 7 ;
  T6         PIN 8 ;
  T7         PIN 9 ;
  "-----;
  " FRMODE  S8  T7  T6  T5  CAPNF  CARD   FUNCTION
  "-----;
  " 0    X  0  0  0  X  -  IDLE
  " 0    X  0  0  1  1  FFT  FR LOAD ACTIVE
  " 0    X  0  1  0  1  FFT  NEW FRINGE ACTIVE
  " 0    X  0  1  1  X  FFT  FRINGE REWIND ACTIVE
  " 1    0  X  X  X  X  FFT  IDLE
  " 1    1  X  X  X  X  FFT  FR LOAD ACTIVE
```

```
!FRLOADA  PIN 18 ;
!FRLOADB  PIN 17 ;
NEWFRA   PIN 16 ;
NEWFRB   PIN 15 ;
!FRRWA   PIN 14 ;
!FRRWB   PIN 13 ;
```

"definitions....."
SEQ = [T7,T6,T5];

"equations....."

equations


```
FRLOADA  := (SEQ == [0,0,1]) & CAPNF & !FRMODE ;
          # S8 & FRMODE ;
FRLOADB  := (SEQ == [0,0,1]) & CAPNF & !FRMODE ;
          # S8 & FRMODE ;
NEWFRA   := (SEQ == [0,1,0]) & CAPNF & !FRMODE ;
NEWFRB   := (SEQ == [0,1,0]) & CAPNF & !FRMODE ;
FRRWA   := (SEQ == [0,1,1]) & !CAPNF & !FRMODE ;
FRRWB   := (SEQ == [0,1,1]) & !CAPNF & !FRMODE ;
```

end PAL_12D


FFT SEQUENCER DECODE PAL

| Size | Document Number | REV |
|------|-----------------|-----|
| B | PAL12D.SCH | |

Date: October 17, 1997 Sheet 7 of 15




LOCATED MID UPPER LEFT OF L013D02.SCH



PAL 18D FFT SEQUENCER DECODE PAL

PAL OUTPUT PINS 19, 18, 17, 16, 15, AND 12 DECODE STATES OF THE FFT CYCLE SEQUENCER AND PROVIDE FFT CYCLE INITIATE PULSES FOR THE 5 STAGES OF TRIG TABLES AND FOR THE PULSAR GATE GENERATOR. OUTPUT PINS 14 AND 13 PROVIDE ALTERNATE 1/0 WHICH BECOME THE LS ADDRESS OF STAGE 4 AND STAGE 5 TRIG TABLE. WHEN PROG IS HIGH THE MICROPROCESSOR SIGNAL uINIT REPLACES THE FFT CYCLE SEQUENCER TIMING SIGNAL SO THE MICROPROCESSOR CAN ADDRESS THE TRIG TABLES.



| PAL 18D, 12D AND 13D FUNCTION TABLE | | | | | | | | | | |
|-------------------------------------|-------|----|----|----|----|----|----|----|-----|-----------------------------------|
| COUNT | CAPNF | T7 | T6 | T5 | T4 | T3 | T2 | T1 | T0 | FUNCTION |
| X | X | X | X | X | X | X | X | X | 1/0 | STAGE4-ENA = T0, STAGE5-ENA = T0\ |
| X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | IDLE |
| X | X | X | X | X | X | 0 | 0 | 1 | X | INIT1\ = 0 |
| X | X | X | X | X | X | 0 | 1 | 0 | X | INIT2\ = 0 |
| X | X | X | X | X | X | 0 | 1 | 1 | X | INIT3\ = 0 |
| X | X | X | X | X | X | 1 | 0 | 0 | X | INIT4\ = 0 |
| X | X | X | X | X | X | 1 | 0 | 1 | X | INIT5\ = 0 |
| X | X | X | X | X | X | 1 | 0 | 0 | X | INITPG\ = 0 |
| X | 1 | 0 | 0 | 1 | X | X | X | X | X | FRLOAD\ = 0 |
| X | 1 | 0 | 1 | 0 | X | X | X | X | X | NEW FR = 1 |
| X | 0 | 0 | 1 | 1 | X | X | X | X | X | FRRW\ = 0 |
| X | 1 | 0 | 1 | 0 | X | X | X | X | X | uNEW FRINGE = 1 |
| X | X | 1 | 0 | 0 | X | X | X | X | X | PGFRINGE = 1 |
| 6 | X | 1 | 0 | 1 | X | X | X | X | X | FSTFRINGE = 1 |
| X | X | 1 | 1 | 0 | X | X | X | X | X | FSLOAD\ = 0 |

NOTE: T4 IS NOT USED. THE TABLE ABOVE IS VALID FOR PROG = 0.
WHEN PROG = 1 ALL OUTPUTS OF THE 18D PAL ARE = TO uINIT.


```

module PAL_18D
title 'FFT SEQ INIT DECODER
Ray Escoffier 28 July 1989'
U18D device 'P16R8';
"inputs....."
PROG PIN 2 ;
uINIT PIN 3 ;
T0 PIN 4 ;
T1 PIN 5 ;
T2 PIN 6 ;
T3 PIN 7 ;
T4 PIN 8 ;
T5 PIN 9 ;
"-----"
T5 T4 T3 T2 T1 T0 FUNCTION
"-----"
X X X X X X 1/0 STAGE4 = T0 AND STAGE 5 = T0\
X X 0 0 0 0 IDLE
X X 0 0 1 X FFT STAGE 1 INIT ACTIVE
X X 0 1 0 X FFT STAGE 2 INIT ACTIVE
X X 0 1 1 X FFT STAGE 3 INIT ACTIVE
X X 1 0 0 X FFT STAGE 4 INIT ACTIVE
X X 1 0 1 X FFT STAGE 5 INIT ACTIVE
X X 1 1 0 X PULSAR GATE INIT ACTIVE
"outputs....."
!INIT1 PIN 19 ;
!INIT2 PIN 18 ;
!INIT3 PIN 17 ;
!INIT4 PIN 16 ;
!INIT5 PIN 15 ;
!STAGE4 PIN 14 ;
!STAGE5 PIN 13 ;
!INITPG PIN 12 ;
"definitions...."
SEQ = [T3,T2,T1];
"equations...."
equations
INIT1 := (SEQ == [0,0,1]) & !PROG # !uINIT & PROG;
INIT2 := (SEQ == [0,1,0]) & !PROG # !uINIT & PROG;
INIT3 := (SEQ == [0,1,1]) & !PROG # !uINIT & PROG;
INIT4 := (SEQ == [1,0,0]) & !PROG # !uINIT & PROG;
INIT5 := (SEQ == [1,0,1]) & !PROG # !uINIT & PROG;
STAGE4 := !T0;
STAGE5 := T0;
INITPG := (SEQ == [1,1,0]) & !PROG # !uINIT & PROG;
end PAL_18D

```

| FFT SEQUENCER DECODE PAL | | |
|--------------------------|-----------------|---------|
| Size | Document Number | REV |
| B | PAL18D.SCH | |
| Date: October 20, 1997 | Sheet | 9 of 15 |

DATA FROM MASTER IS READY



**PAL 21E
HCB CONTROLLER PAL**

ACK: FOR WRITES FROM MASTER TO 2950,
ACK GOES LOW WHEN 2950 IS BUSY, GOES
HIGH WHEN 2950 IS READY FOR MORE DATA.

FOR READS OF 2950 BY MASTER, ACK GOES
LOW WHEN 2950 HAS NEW DATA, HIGH
WHEN MASTER HAS READ THE DATA.

FOR ATTENTION REQUEST FROM SLAVE TO
MASTER, ACK GOES LOW; CLEARS WHEN
MASTER INTERROGATES SLAVE.

RCVENA\: ENABLE DATA FROM HCB BUS TO LOCAL BUS

BUSENA: ENABLE DATA FROM LOCAL BUS TO HCB BUS


OEA\: ENABLE DATA FROM 2950 PORT A TO LOCAL BUS

ACKA\: ACK PULSE TO 2950 FOR BOTH READ AND WRITE
(PULSES LOW, TRAILING EDGE IS ACTIVE)

WRB\: WRITE PULSE TO 2950 FOR WRITES BY MASTER
(PULSES LOW, TRAILING EDGE IS ACTIVE)

RESET: HIGH TRUE RESET PULSE

IRQ\: LOW TRUE INTR RQST PULSE TO SLAVE
INDICATES NEXT BYTE IS FIRST BYTE OF
A TRANSFER FROM MASTER TO SLAVE.



| SELECT | STROBE | MODE1 | MODE0 | FUNCTION | ACK | RCVENA\ | BUSENA | OEA\ | ACKA\ | WRB\ | RESET | IRQ\ |
|--------|----------|-------|-------|----------------------------|-----------|---------|--------|---------|---------|------|--------|---------|
| 0 | X | 0 | 0 | ALLOW SLAVE TO ASSERT ATTN | SDATARDY\ | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | X | 0 | 1 | IDLE | | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | X | 1 | 0 | IDLE | | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | X | 1 | 1 | IDLE | | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | [square] | 0 | 0 | MASTER SENDS IRQ TO SLAVE | SDATARDY\ | 1 | 1 | 1 | 1 | 1 | 0 | STROBE\ |
| 1 | [square] | 0 | 1 | MASTER WRITES TO SLAVE | BUSY\ | 0 | 0 | 1 | 1 | 1 | 0 | STROBE\ |
| 1 | [square] | 1 | 0 | MASTER READS FROM SLAVE | SDATARDY\ | 1 | STROBE | STROBE\ | STROBE\ | 1 | 0 | 1 |
| 1 | [square] | 1 | 1 | MASTER RESETS SLAVE | | 1 | 0 | 1 | STROBE\ | 1 | STROBE | 1 |

```

module PAL_21E flag '-r3'
title 'HCB CONTROLLER'
Ray Escoffier 19 August, 1989'
U21E device 'P16L8';

"inputs....."
SRDY PIN 1;
!BUSY PIN 2;
SEL PIN 3;
STB PIN 4;
MD0 PIN 5;
MD1 PIN 6;
!IRQIN PIN 7;
!RDHCB PIN 8;
!UPRESET PIN 9;

"outputs....."
ACK PIN 19;
!RENA PIN 18;
BENA PIN 17;
!OEA PIN 16;
!ACKA PIN 15;
!WRB PIN 14;
RST PIN 13;
!IRQ PIN 12;

"constants....."
H,L,X,Z,C = 1,0,.X.,.Z.,.C.;

MODE = [SEL,MD1,MD0];

ATN = (MODE == [0,0,0]);
FIRSTBYTE = (MODE == [1,0,0]);
MOREBYTES = (MODE == [1,0,1]);
READ = (MODE == [1,1,0]);
RESET = (MODE == [1,1,1]);
ACKHIGH = (
    (MODE == [0,0,1]) # (MODE == [0,1,0])
    # (MODE == [0,1,1]) # (MODE == [1,1,0])
    # (MODE == [1,0,0])
);

OEAHIGH = (
    (MODE == [0,0,0]) # (MODE == [0,0,1])
    # (MODE == [0,1,0]) # (MODE == [0,1,1])
    # (MODE == [1,0,0]) # (MODE == [1,0,1])
    # (MODE == [1,1,1])
);


"equations....."
equations
    ACK = ATN & !SRDY
        # MOREBYTES & !BUSY
        # READ & !SRDY
        # ACKHIGH;
    RENA = FIRSTBYTE
        # MOREBYTES;
    BENA = READ & STB;
    OEA = READ & STB;
    ACKA = (FIRSTBYTE # MOREBYTES # READ # RESET) & STB;
    WRB = (FIRSTBYTE # MOREBYTES) & STB;
    RST = (RESET & STB) # UPRESET;
    IRQ = (FIRSTBYTE & STB) # (IRQIN & !RDHCB);

end PAL_21E

```

| HCB CONTROLLER PAL | | |
|------------------------|-----------------|-----|
| Size | Document Number | REV |
| B | PAL21E.SCH | |
| Date: October 20, 1997 | Sheet 10 of 15 | |

LOCATED L013D04.SCH, LOWER LEFT
21H



PAL 21H WRITE DEGLITCHER PAL

THIS PAL WILL PRODUCE GLITCHLESS WRITE SIGNALS FROM THE 87C51 MICROPROCESSOR WR\ SIGNAL. THESE SIGNALS WILL BE ACTIVE FOR ONE CLK16 CLOCK CYCLE.


WR8\ PIN 19. THIS PIN PROVIDES A GLITCHLESS WR9 TERM.

WR9\ PIN 18. THIS PAL PROVIDES A GLITCHLESS WR8 TERM.

!SHFT0 PINS 17 THRU 14. THESE PAL OUTPUTS FORM A 4-BIT SHIFT REGISTER.

!SHFT1 !SHFT2 !SHFT3 PIN 13. THIS PAL OUTPUT IS NOT USED.

WRENA PIN 12. THIS PAL OUTPUT PROVIDES A ONE CLOCK PULSE DURATION GLITCHLESS GATE THAT CAN BE USED TO DE GLITCH MICROPROCESSOR SELECT LINES IN ADDITION TO WR8 AND WR9.
NOTE THIS WRENA SIGNAL CURRENTLY HAS NO USE OUTSIDE THE PAL.



```



module PAL_21H
title 'MICROPROCESSOR WRITE PULSE DEGLITCHER'
Ray Escoffier 27 JULY 1989'
U21H device 'P16R4' ;
"inputs....."
!WR PIN 2 ;
!WR8i PIN 3 ;
!WR9i PIN 4 ;
"outputs....."
!WR8 PIN 19 ;
!WR9 PIN 18 ;
!SHFT0 PIN 17 ;
!SHFT1 PIN 16 ;
!SHFT2 PIN 15 ;
!SHFT3 PIN 14 ;
WRENA PIN 12 ;
"definitions....."
"equations....."
equations
WR8 = SHFT1 & !SHFT2 & WR8i ;
WR9 = SHFT1 & !SHFT2 & WR9i ;
SHFT0 := WR ;
SHFT1 := SHFT0 & WR ;
SHFT2 := SHFT1 & WR ;
SHFT3 := SHFT2 & WR ;
WRENA = SHFT1 & !SHFT2 ;
end PAL_21H

```

| | | |
|-------|-----------------|----------------------|
| | | |
| Title | | WRITE DEGLITCHER PAL |
| Size | Document Number | REV |
| B | PAL21H.SCH | |

Date: October 20, 1997 Sheet 11 of 15

LOCATED L013D04.SCH, LOWER LEFT



PAL 22H MODEL PARAMETER RAM SELECT PAL

THIS PAL PROVIDES FOUR 74LS245 OUTPUT ENABLES FOR THE FOUR BUS TRANSCIVERS THAT ALLOW THE FFT CONTROL CARD MICROPROCESSOR TO WRITE TO AND READ THE MODEL GENERATOR MODEL PARAMETER RAMS. ALSO GENERATED IN THE PAL ARE THE FOUR WRITE SIGNALS FOR THESE FOUR RAMS.

PINS 19 THRU 16. THESE PINS PROVIDE THE OUTPUT ENABLES FOR 74LS245S 25J, 26J, 25H, AND 26H. TWO MICROPROCESSOR ADDRESS BITS ARE DECODED TO SELECT S19\\ S20\\ S13\\ SEL2\\ WR\\

PINS 15 THRU 12. THESE PAL OUTPUTS PROVIDE THE FOUR RAM WRITE SIGNAL FOR THE PARAMETER RAM MEMORY. IF THE MICRO IS IN CONTROL OF THE MEMORY TWO ADDRESS BITS DECODE WHICH RAM IS BEING WRITTEN TO. IF THE MODEL GENERATOR MICROSEQUENCER IS IN CONTROL OF THE MEMORY ALL FOUR RAMS ARE WRITTEN TO IN PARALLEL.

| FUNCTION | | | |
|----------|-----|-----|-----|
| S20 | S19 | S18 | S13 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | X | 1 | X |
| 1 | X | 0 | X |
| 1 | 1 | X | 0 |
| 1 | 0 | X | 1 |

ALLOW MICROPROCESSOR TO READ PARAMETER RAM
ALLOW MICROPROCESSOR TO WRITE INTO PARAMETER RAM
ENABLE PARAMETER RAM ADDRESS COUNTER TO INCREMENT
HOLD PARAMETER RAM ADDRESS COUNTER
MICRO INSTRUCTION READS PARAMETER RAM
MICRO INSTRUCTION WRITES INTO PARAMETER RAM

| ADDR | FUNCTION |
|------|---------------------|
| A000 | READ/WRITE TO RAM 0 |
| A001 | READ/WRITE TO RAM 1 |
| A002 | READ/WRITE TO RAM 2 |
| A003 | READ/WRITE TO RAM 3 |

```
module PAL_22H
title 'PARAMETER RAM CONTROL PAL
Ray Escoffier 8 August, 1989'
```

```
U22H device 'P16L8' ;
```

```
"inputs....."
```

| | |
|-------|---------|
| CLK16 | PIN 1 ; |
| A0 | PIN 2 ; |
| A1 | PIN 3 ; |
| !SEL2 | PIN 4 ; |
| !WR | PIN 5 ; |
| S13 | PIN 6 ; |
| S19 | PIN 7 ; |
| S20 | PIN 8 ; |

```
"outputs....."
```

| | |
|------|----------|
| !OE0 | PIN 19 ; |
| !OE1 | PIN 18 ; |
| !OE2 | PIN 17 ; |
| !OE3 | PIN 16 ; |
| !WR0 | PIN 15 ; |
| !WR1 | PIN 14 ; |
| !WR2 | PIN 13 ; |
| !WR3 | PIN 12 ; |

```
"definitions....."
```

```
ADDR = [A1,A0] ;
```

```
"equations....."
```


| | |
|-----|---|
| OE0 | = !S20 & S19 & (ADDR == [0,0]) & SEL2 ; |
| OE1 | = !S20 & S19 & (ADDR == [0,1]) & SEL2 ; |
| OE2 | = !S20 & S19 & (ADDR == [1,0]) & SEL2 ; |
| OE3 | = !S20 & S19 & (ADDR == [1,1]) & SEL2 ; |
| WR0 | = !S20 & S19 & S13 & (ADDR == [0,0]) & SEL2 & WR ; # S20 & !S19 & S13 & !CLK16 ; |
| WR1 | = !S20 & S19 & S13 & (ADDR == [0,1]) & SEL2 & WR ; # S20 & !S19 & S13 & !CLK16 ; |
| WR2 | = !S20 & S19 & S13 & (ADDR == [1,0]) & SEL2 & WR ; # S20 & !S19 & S13 & !CLK16 ; |
| WR3 | = !S20 & S19 & S13 & (ADDR == [1,1]) & SEL2 & WR ; # S20 & !S19 & S13 & !CLK16 ; |

```
end PAL_22H
```

MODEL PARAMETER RAM SELECT PAL

| Size | Document Number | REV |
|------------------------|-----------------|----------|
| B | PAL22H.SCH | |
| Date: October 20, 1997 | Sheet | 12 of 15 |

LOCATED L013D03.SCH, LOWER LEFT TO THE RIGHT OF THE uP.



PAL 26F MISCELLANEOUS MICROPROCESSOR LOGIC PAL

THIS PAL CONTAINS MISCELLANEOUS LOGIC IN THE MICROPROCESSOR PORTION OF THE FFT CONTROL CARD:

OE\ PIN 19. THIS PIN IS THE LS245 OUTPUT ENABLE. IT IS ACTIVE (LOW) ALL THE TIME EXCEPT FOR RAM 32F READ OPERATIONS.

B/A PIN 18. THIS PAL OUTPUT SUPPLIES THE DIRECTION SIGNAL FOR THE DATA BUS LS245.

SEL15 PIN 17. THIS PAL OUTPUT SUPPLIES A GLITCHLESS A15 SIGNAL FOR THE 74LS138 DECODERS.


RD OR PSEN PIN 16. THIS PAL OUTPUT PROVIDES THE RAM MEMORY OUTPUT ENABLE SIGNAL FOR EITHER DATA MEMORY ACCESS (RD) OR FOR PROGRAM MEMORY ACCESS (PSEN).

PIN 15. NOT USED.

A11 PIN 14. THIS PAL OUTPUT BUFFERS THE A11 MICRO ADDRESS LINE FOR HIGH FANOUT.

A11\ PIN 13. THIS PAL OUTPUT INVERTS THE A11 MICRO ADDRESS LINE.

WR\ PIN 12. THIS PAL OUTPUT BUFFERS THE MICRO WR\ LINE FOR HIGH FANOUT.



module PAL_26F

title 'MISCL MICROPROCESSOR LOGIC'

Ray Escoffier 28 July 1989'

U26F device

'P16L8' ;

"inputs....."

| | |
|-------|---------|
| A11i | PIN 1 ; |
| A15i | PIN 2 ; |
| !RD | PIN 4 ; |
| !WRi | PIN 5 ; |
| !PSEN | PIN 6 ; |

"outputs....."

| | |
|--------|----------|
| !OE245 | PIN 19 ; |
| DIR245 | PIN 18 ; |
| SEL15 | PIN 17 ; |
| MEMOE | PIN 16 ; |
| A11A | PIN 14 ; |
| A11B | PIN 13 ; |
| WR | PIN 12 ; |

"definitions....."

"equations....."

equations


| | | | |
|--------|---|-------------------------------|---|
| OE245 | = | (A15i # !RD) & (A15i # !PSEN) | ; |
| DIR245 | = | !RD | ; |
| SEL15 | = | A15i & (WRi # RD) | ; |
| MEMOE | = | RD # PSEN | ; |
| A11A | = | A11i | ; |
| A11B | = | !A11i | ; |
| WR | = | WRi | ; |

end PAL_26F

MISC uP LOGIC PAL

| Size | Document Number | REV |
|------------------------|-----------------|----------|
| B | PAL26F.SCH | |
| Date: October 20, 1997 | Sheet | 13 of 15 |

LOCATED L013D04.SCH, UPPER LEFT
SAME JED FILE FOR 33J AND 33H




PALS 33J AND 33H MODEL GENERATOR MICRO-SEQUENCER ADDRESS GENERATOR

THIS PAL IS THE MICRO INSTRUCTION ADDRESS COUNTER FOR THE FLOATING POINT MODEL GENERATOR. IT CAN HOLD A COUNT, INCREMENT, LOAD FROM THE MICROPROCESSOR DATA BUS OR LOAD FROM THE CAPTURE REGISTER. A LOAD FROM THE DATA BUS IS THE MICROPROCESSOR'S WAY OF GETTING AN INSTRUCTION STARTED. LOADING FROM THE CAPTURE REGISTER ALLOWS MICRO STEP LOOPS TO BE IMPLEMENTED. THE CS0 AND CS1 ARE THE FUNCTION CODE INPUTS.


OUTPUT PINS 17, 16, 15, AND 14 ARE THE BINARY COUNT OUTPUT PINS.

OUTPUT PIN 12 IS THE COUNTER CARRY\ OUTPUT.



| WR9\ | S17 | S16 | INDEX | CS1 | CS0 | ADDRESS COUNTER | INDEX COUNTER |
|------|-----|-----|-----------|-----|-----|--------------------|---------------|
| 0 | X | X | X | 1 | 1 | LOAD FROM DATA BUS | HOLD |
| 1 | 0 | 0 | X | 0 | 0 | HOLD | |
| 1 | 0 | 1 | X | 0 | 1 | INCREMENT | HOLD |
| 1 | 1 | 0 | X | 0 | 1 | INCREMENT | |
| 1 | 1 | 1 | NOT ZERO* | 1 | 0 | LOAD FROM CAP REG | DECREMENT |
| 1 | 1 | 1 | ZERO* | 0 | 1 | INCREMENT | HOLD |

* POST DECREMENT



module PAL_33J
title 'MICRO-INSTRUCTION PROGRAM COUNTER PAL'

Ray Escoffier 8 August, 1989'

" U33J device 'P16R4';
" FFT CONTROL CARD, IC POSITIONS 33J AND 33H "

"inputs....."

| | |
|-----------|----------|
| D0 | PIN 2 ; |
| D1 | PIN 3 ; |
| D2 | PIN 4 ; |
| D3 | PIN 5 ; |
| CAPA3 | PIN 6 ; |
| CS0 | PIN 7 ; |
| CS1 | PIN 8 ; |
| !CARRY_IN | PIN 9 ; |
| CAPA0 | PIN 19 ; |
| CAPA1 | PIN 18 ; |
| CAPA2 | PIN 13 ; |

| | | | |
|-------|-------|-------|--------------------|
| ----- | ----- | ----- | |
| " | CS1 | CS0 | FUNCTION |
| " | 0 | 0 | HOLD MA COUNT |
| " | 0 | 1 | INCREMENT MA COUNT |
| " | 1 | 0 | LOAD FROM CAP REG |
| " | 1 | 1 | LOAD FROM DATA BUS |

"outputs....."

| | |
|--------|----------|
| MA0 | PIN 17 ; |
| MA1 | PIN 16 ; |
| MA2 | PIN 15 ; |
| MA3 | PIN 14 ; |
| !CARRY | PIN 12 ; |

| | | |
|----------|-----------------------------|-------|
| ----- | ----- | ----- |
| " | definitions..... | |
| ADDRESS | = [MA3,MA2,MA1,MA0] | ; |
| MODE | = [CS1,CS0] | ; |
| DATA_BUS | = [D3,D2,D1,D0] | ; |
| CAP_REG | = [CAPA3,CAPA2,CAPA1,CAPA0] | ; |

"equations....."

equations

```

ADDRESS := (ADDRESS      ) & (MODE == [0,0])
# (ADDRESS      ) & (MODE == [0,1]) & (CARRY_IN == 0)
# (ADDRESS + 1) & (MODE == [0,1]) & (CARRY_IN == 1)
# (CAP_REG     ) & (MODE == [1,0])
# (DATA_BUS    ) & (MODE == [1,1])

```


CARRY = (ADDRESS == [1,1,1,1]) ;

end PAL_33J

MOD GEN MICRO-SEQ ADR GEN 33J & 33H

| Size | Document Number | REV |
|------------------------|-----------------|-----|
| B | PAL33J.SCH | |
| Date: October 20, 1997 | Sheet 14 of 15 | |

LOCATED L013D04.SCH, UPPER LEFT



PAL 34H MODEL GENERATOR MICRO-SEQUENCER CONTROL PAL

THIS PAL CONTROLS THE MODEL GENERATOR MICRO-SEQUENCER ADDRESS COUNTER ON THE FFT CONTROL CARD.

PIN 19. THIS PIN IS NOT USED.

CS0 PIN 18. THIS PAL OUTPUT SUPPLIES ONE OF TWO CONTROL SIGNALS FOR THE MICRO-SEQUENCER ADDRESS COUNTER PALS 33J AND 33H.


!INDEX0 PINS 17 THRU 14. THESE PAL OUTPUTS FORM A 4-BIT INDEX1 BINARY COUNTER. A MICRO INSTRUCTION WILL LOAD !INDEX2 THIS COUNTER WITH AN INDEX NUMBER AND THE MICRO !INDEX3 SEQUENCER CAN THEN PERFORM A FIRMWARE LOOP OF MICRO INSTRUCTIONS SET BY THE NUMBER LOADED IN THE COUNTER.

CS1 PIN 13. THIS PAL OUTPUT SUPPLIES THE SECOND OF TWO CONTROL SIGNALS FOR THE MICRO-SEQUENCER ADDRESS COUNTER PALS 33J AND 33H.

PIN 12. THIS PIN IS NOT USED.

| WR9\ | S17 | S16 | INDEX | CS1 | CS0 | ADDRESS COUNTER | INDEX COUNTER |
|------|-----|-----|-----------|-----|-----|--------------------|---------------|
| 0 | X | X | X | 1 | 1 | LOAD FROM DATA BUS | HOLD |
| 1 | 0 | 0 | X | 0 | 0 | HOLD | HOLD |
| 1 | 0 | 1 | X | 0 | 1 | INCREMENT | HOLD |
| 1 | 1 | 0 | X | 0 | 1 | INCREMENT | LOAD I0-I3 |
| 1 | 1 | 1 | NOT ZERO* | 1 | 0 | LOAD FROM CAP REG | DECREMENT |
| 1 | 1 | 1 | ZERO* | 0 | 1 | INCREMENT | HOLD |

* POST DECREMENT



```

module PAL_34H
title 'MICRO-INSTRUCTION PROGRAM COUNTER CONTROL PAL
Ray Escoffier 8 August 1989'
U34H device 'P16R4';

"inputs....."
I0          PIN 2 ;
I1          PIN 3 ;
I2          PIN 4 ;
I3          PIN 5 ;
!WR9        PIN 7 ;
S16         PIN 8 ;
S17         PIN 9 ;

"      S17   S16   FUNCTION
"      0     0     HOLD MA COUNT
"      0     1     INCREMENT MA COUNT
"      1     0     LOAD INDEX REGISTER (AND INC MA COUNT)
"      1     1     TEST INDEX REGISTER (IF = 0 INC, = 1 LOAD CAP)
"      WR9 = 1, MA COUNT LOADS

"outputs.....
CS0          PIN 18 ;
!INDEX0      PIN 17 ;
!INDEX1      PIN 16 ;
!INDEX2      PIN 15 ;
!INDEX3      PIN 14 ;
CS1          PIN 13 ;

"definitions...
MODE_IN     = [S17,S16] ;
MODE        = [CS1,CS0] ;
INDEX_LD   = [I3,I2,I1,I0] ;
INDEX      = [INDEX3,INDEX2,INDEX1,INDEX0] ;

"equations...
equations
  MODE      = [0,0] & (MODE_IN == [0,0]) & !WR9
# [0,1] & (MODE_IN == [0,1]) & !WR9
# [0,1] & (MODE_IN == [1,0]) & !WR9
# [1,0] & (MODE_IN == [1,1]) & !WR9 & (INDEX != 1)
# [0,1] & (MODE_IN == [1,1]) & !WR9 & (INDEX == 1)
# [1,1] & WR9

  INDEX    := INDEX      & !WR9 & (MODE_IN == [0,0])
# INDEX    & !WR9 & (MODE_IN == [0,1])
# INDEX_LD & !WR9 & (MODE_IN == [1,0])
# (INDEX - 1) & !WR9 & (MODE_IN == [1,1]) ;



end PAL_34H

```



MOD GEN MICRO-SEQ CONTROL PAL

| Size | Document Number | REV |
|------------------------|-----------------|-----|
| B | PAL34H.SCH | |
| Date: October 20, 1997 | Sheet 15 of 15 | |



2048 POINT FFT



1024 POINT FFT



64 THRU 512 POINT FFT



See pal7e.abl and pal7f.abl
See fccasm/fcc.doc
In m:/fcc/sch/SCCS

| | |
|--------------------------------------|-----------------------------|
| VLBA CORRELATOR PROJECT | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | |
| CHARLOTTESVILLE, VA | |
| Title | FSTC XILINX DESIGN |
| Size | Document Number |
| B | 56000K027 (K027D02.BLK) |
| Date: | July 24, 1997 Sheet 2 of 13 |


| <u>FFT ENGINE 0:</u> | <u>FFT ENGINE 1:</u> | <u>FFT ENGINE 2:</u> | <u>FFT ENGINE 3:</u> |
|---|---|---|---|
| <u>INITIAL PHASE;</u> 64 THRU 512 POINT FFT 1024 POINT FFT 2048 POINT FFT | <u>INITIAL PHASE;</u> ZERO ZERO ZERO | <u>INITIAL PHASE;</u> 64 THRU 512 POINT FFT 1024 POINT FFT 2048 POINT FFT | <u>INITIAL PHASE;</u> ZERO ZERO PHASE X 512 |
| <u>RATE PARAMETER;</u> 64 THRU 512 POINT FFT 1024 POINT FFT 2048 POINT FFT | <u>RATE PARAMETER;</u> PHASE PHASE X 2 PHASE X 2 | <u>RATE PARAMETER;</u> 64 THRU 512 POINT FFT 1024 POINT FFT 2048 POINT FFT | <u>RATE PARAMETER;</u> PHASE PHASE X 2 PHASE X 2 |
| | | | |

| | FFT ENGINE 0 | FFT ENGINE 1 | FFT ENGINE 2 | FFT ENGINE 3 |
|-------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| FIRST TEN CLOCKS | INITIAL PHASE = 0 | NCO-0P BITS 0 THRU 9 * | 00000000 AND NCO-0P-0 ** | * PLUS ** |
| SECOND TEN CLOCKS | 0 AND NCO-0P BITS 0 THRU 8 | 0 AND NCO-0P BITS 0 THRU 8 | 0 AND NCO-1P BITS 0 THRU 8 | 0 AND NCO-1P BITS 0 THRU 8 |
| THIRD TEN CLOCKS | INITIAL PHASE = 0 | NCO-0P BITS 10 THRU 19 * | NCO-0P BITS 1 THRU 10 ** | * PLUS ** |
| FOURTH TEN CLOCKS | NCO-0P-9 THRU 18 | NCO-0P-9 THRU 18 | NCO-1P-9 THRU 18 | NCO-1P-9 THRU 18 |
| | | | | |
| FIRST TEN CLOCKS | INITIAL PHASE = 0 | NCO-0P BITS 0 THRU 9 | INITIAL PHASE = 0 | NCO-1P BITS 0 THRU 9 |
| SECOND TEN CLOCKS | 0 AND NCO-0P BITS 0 THRU 8 | 0 AND NCO-0P BITS 0 THRU 8 | 0 AND NCO-1P BITS 0 THRU 8 | 0 AND NCO-1P BITS 0 THRU 8 |
| THIRD TEN CLOCKS | INITIAL PHASE = 0 | NCO-0P BITS 10 THRU 19 | INITIAL PHASE = 0 | NCO-1P BITS 10 THRU 19 |
| FOURTH TEN CLOCKS | NCO-0P-9 THRU 18 | NCO-0P-9 THRU 18 | NCO-1P-9 THRU 18 | NCO-1P-9 THRU 18 |
| | | | | |
| FIRST TEN CLOCKS | INITIAL PHASE = 0 | | INITIAL PHASE = 0 | |
| SECOND TEN CLOCKS | NCO-0P BITS 0 THRU 9 | SAME AS ENGINE 0 | NCO-1P BITS 0 THRU 9 | SAME AS ENGINE 2 |
| THIRD TEN CLOCKS | INITIAL PHASE = 0 | | INITIAL PHASE = 0 | |
| FOURTH TEN CLOCKS | NCO-0P BITS 10 THRU 19 | | NCO-1P BITS 10 THRU 19 | |

2048 POINT FFT

1024 POINT FFT

64 THRU 512 POINT FFT



NOTE: THE TIMING DIAGRAM ABOVE REPRESENTS IDEALIZED TIMING, PIPELINE STAGES IN THE XILINX CHIP MODIFY THE ACTUAL TIME REQUIREMENTS.

| | | |
|--------------------------------------|-----------------|---------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| FSTC XILINX DESIGN | | |
| Size | Document Number | REV |
| B | K027D03.BLK | |
| Date: | May 2, 1990 | Sheet 3 of 13 |

3 FFT Card Schematics, Layouts, PAL Schematic Representations

FFT Top Level Schematic 1002d39.sch

FFT Card Block Diagrams k031d01.sch, k032d01.sch, k033d01.sch, k034d01.sch,
k034d02.sch, 1002d35-37


The Famous Star Diagram /corrdwgs/rackwire/1025/1025d26.sch

FFT Schematic 1002d01.sch, 02 - 9, 10, 14, 21, 25, 32, 38


FFT Layout z001d01.lay

FFT Card Pal Descriptions L002D34.SCH


BLOCK DIAGRAMS




SIMPLIFIED NCO BLOCK DIAGRAM




FFT CARD DETAILED BLOCK DIAGRAM




FRINGE ROTATOR BLOCK DIAGRAM




BIG ROM ANGLE PATHS




2048 POINT FFT




ASIC RAMS




SCHEMATIC



PAL DESCRIPTION

















LAYOUT




SHEETS 8 THROUGH 31 ARE THE INDIVIDUAL ASIC REPRESENTATIONS.
THEY ARE ACCESSIBLE THROUGH L002D03.SCH AND L002D04.SCH.

TIMING DIAGRAMS

ALSO SEE FFTTFIX/L015D17.SCH





CHANGES TO PROTOTYPE





NATIONAL RADIO ASTRONOMY OBSERVATORY
SOCORRO, NM

| Title | |
|-------------------------|----------------------------|
| FFT CARD TOP LEVEL MENU | |
| Size | Document Number |
| B | 56000L002 (L002D39.SCH) |
| Date: | May 6, 1997 Sheet 39 of 41 |




NUMBER
CONTROLLED
OSCILLATOR



PIPELINE REGISTERS NOT SHOWN

| VLBA CORRELATOR PROJECT | | |
|--------------------------------------|-------------------------|--------------|
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| ASIC FFT FUNCTIONS | | |
| Size | Document Number | REV |
| B | 56000K031 (K031D01.SCH) | |
| Date: | June 21, 1989 | Sheet 1 of 1 |



b IS THE FSTC ANGLE, FROM THE NCO.
A ROM OUTPUTS e^{**-jb} .
a THE TWIDDLE ANGLE FROM THE FFT CONTROL CARD.
A ROM OUTPUTS $e^{**-j(a+b)}$.

FSTC USING RADIX 2 BUTTERFLY


$$\begin{array}{c}
A \xrightarrow[e^{-jb}]{} \sum (A+Be^{-jb})e^{-ja} \\
B \xrightarrow[e^{-j(a+b)}]{} \sum -1
\end{array}$$

IF FSTC ONLY (IE. NO RADIX 2 STAGE),
AN INPUT FROM THE CONTROL WORDS
TELLS THE ROMS TO OUTPUT e^{**-jb}
ALTERNATED WITH 0.

| | | |
|--------------------------------------|-----------------------------------|--------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | FFT CARD SIMPLIFIED BLOCK DIAGRAM | |
| Size | Document Number | REV |
| B | 56000K032 (K032D01.SCH) | |
| Date: | June 21, 1989 | Sheet 1 of 1 |


NCO


NUMBER CONTROLLED OSCILLATOR



CI FLIPFLOP ALSO REWOUND.


| | | |
|--------------------------------------|------------------------------|--------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | SIMPLIFIED NCO BLOCK DIAGRAM | |
| Size | Document Number | REV |
| A | 56000K033 (K033D01.SCH) | |
| Date: | June 21, 1989 | Sheet 1 of 1 |






| | | |
|--------------------------------------|-------------------------|-----|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| Size | Document Number | REV |
| B | 56000K034 (K034D02.SCH) | |
| Date: February 6, 1998 | Sheet 2 of 2 | |

BEFORE BANK SWITCH




EXT 0 AND EXT 5 REFER TO RAM ADDRESSES EXTERNALLY GENERATED FOR THE SPECIFIED STAGE.

AFTER BANK SWITCH



| | | |
|--------------------------------------|---------------------------------|----------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | RAM LAYOUT & ADDRESS GENERATION | |
| Size | Document Number | REV |
| B | 56000L002 (L002D35.SCH) | |
| Date: | February 4, 1998 | Sheet 35 of 41 |




ALL POINT INDICES AFTER STAGE 0 REFER TO THE "IN PLACE" INDEX.

INDICES SHOWN AT STAGE 0 ARE THE TIME ORDERED INDEX.

THE TIME ORDERED POINTS MUST BE PRESENTED EVENLY SPACED TO THE FRINGE DE-ROTATORS.

THE POINTS MUST THEN BE SHUFFLED TO GET THE CORRECT SEQUENCES OF POINTS INTO EACH PIPELINE.

THE REQUIRED SEQUENCES OF POINTS INTO EACH PIPELINE MAY BE OBSERVED IN LISTINGS OF THE SCRAMBLE SEQUENCE FOR A 2K FFT.




NOTE THE LOWER RADIX 2 STAGE IS DELAYED 1 CLOCK CYCLE.
THIS CAN BE ACCOMPLISHED BY APPLYING THE RESET PULSE ONE CYCLE LATER, INTERNALLY. THE INPUT GOES INTO RAM. THE STAGGER WILL BE REMOVED ON READING THE RAM, USING THE EXTERNAL ADDRESS. THE EXTERNAL ADDRESS WITHDRAWS POINTS IN TIME ORDER FOR THE FSTC.


| TOP PIPELINE (# 0) | | | BOT PIPELINE (# 3) | | |
|--------------------|--------------------------|----------------|--------------------|--------------------------|----------------|
| "REAL" TIME INDEX | TIME INDEX ENTERING CHIP | "2K" RAM INDEX | "REAL" TIME INDEX | TIME INDEX ENTERING CHIP | "2K" RAM INDEX |
| 0 | 0 | 0 | 5 | 0 | 1536 |
| 2 | 1 | 256 | 7 | 1 | 1792 |
| 8 | 2 | 64 | 13 | 2 | 1600 |
| 10 | 3 | 320 | 15 | 3 | 1856 |
| 16 | 4 | 128 | 21 | 4 | 1664 |
| 18 | 5 | 384 | 23 | 5 | 1920 |
| 24 | 6 | 192 | 29 | 6 | 1728 |
| 26 | 7 | 448 | 31 | 7 | 1984 |
| 32 | 8 | 16 | 37 | 8 | 1552 |
| 34 | 9 | 272 | 39 | 9 | 1808 |
| 40 | 10 | 80 | 45 | 10 | 1616 |
| 42 | 11 | 336 | 47 | 11 | 1872 |

THE TABLE ABOVE WAS USED TO DETERMINE THAT THE SCRAMBLE SEQUENCE FOR EACH PIPELINE IS THE SAME AS FOR A 512 POINT FFT.

THE SEQUENCES WERE TAKEN FROM A LISTING OF THE SCRAMBLE SEQUENCE FOR A 2K FFT.

| | | |
|--------------------------------------|------------------|----------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title 1024 AND 2048 POINT FFT | | |
| Size | Document Number | REV |
| B | 560001002 | (L002D36.SCH) |
| Date: | February 4, 1998 | Sheet 36 of 41 |







DEFORMATTER CARDS


FFT CARDS

in m:/rackwire/1025

| | | |
|--------------------------------------|---------------------|-------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | FAMOUS STAR DRAWING | |
| Size | Document Number | REV |
| B | L025D26.SCH | |
| Date: | November 7, 1997 | Sheet 26 of |










PERFORMANCE P4C116-15PC \$22.32, 280 QUAN, 12-15WKS 300 MIL, 24 PIN
CY7C128-20PC, 100 QUAN, \$9 1WK


* ELIMINATED 541, U136 COULD BE PATCHED THROUGH. U123 FOR OVERLAP MODE 2 FRST SCHEDULES ARE NEEDED. UPRMEM ALLOWS AN ALTERNATE SCHEDULE. NOTE THE REST OF THE RAM VALUES WOULD HAVE TO BE DUPLICATED. TWO CONFIGURATIONS COULD BE IN MEMORY.




FROM NCO. FOR LOADING RAM.

DELAY SO ENOUGH HOLD TIME TO TWIDDLE
SEE DRAMTWID.TIM
SEE RAMEXTA.TIM FOR RAM TO EXTERNAL ADDRESS TIMING
SEE RAMFSCE.TIM FOR RAM TO FSCE TIMING.
SEE ST.TIM FOR RAM TO REG FOR STORE TIMING.

LOAD RAM WITH ALL 1'S EXCEPT 0'S AT:
INIT\1 = PT 8
INIT\2 = PT 19 11 SPACING
INIT\3 = PT 30
INIT\4 = PT 41
INIT\5 = PT 52




ALSO TO U140 11, INVERTER TO TEST CONN.




USE LDRAM TO DISABLE OUTPUT WHEN SHIFTING ASIC CTRL WORD
TO PREVENT BUS CONTENTION FROM NCO OUTPUTS.
TO LOAD RAMS,
HAVE LDRAM HIGH.
THIS INITIALLY CLEARS THE COUNTER.
HAVE THE RAM WIDE WORD OUTPUT VIA THE NCO'S.
HAVE RAMCLK GIVE A NEGATIVE PULSE.
THIS GIVES THE WE\.
IT THEN INCREMENTS THE COUNTER.
HAVE THE NCO'S OUTPUT THE NEXT WORD.
THERE CAN BE A SINGLE SYSTEM WIDE RAMCLK SIGNAL,
AND CARD LEVEL LDRAMs.


ENABLED ALL THE TIME WHEN NOT LOADING RAM.



LOW SPEED.
TO ENABLE NCO OUTPUTS
FOR LOADING RAM.
LDRAM'' -> LDRAM''




SEE L002D34.SCH FOR A
DESCRIPTION OF BOTH PALS.
6.5 NS CLK TO OUTPUT
10 BIT COUNTER





FROM EXTERNAL FF


Q8 & Q9 TO BE DELAYED FOR WINDOW RAM.
CLEAR CLR' := RST + LDRAM'' * LDRAM'''
COUNT ENABLE CE' := (LDRAM'' * (WE\ * WE')) \) \

| | |
|--------------------------------------|--------------------------------|
| VLBA CORRELATOR PROJECT | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | |
| CHARLOTTESVILLE, VA | |
| Title | COUNTER, WINDOW RAMS, INIT RAM |
| Size | Document Number |
| B | 56000L002 (L002D05.SCH) |
| Date: | May 6, 1997 |
| Sheet | 5 of 41 |












| | | |
|--------------------------------------|-------------------------|---------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| Size | Document Number | REV |
| B | 56000L002 (L002D09.SCH) | |
| Date: | May 6, 1997 | Sheet 9 of 41 |





| VLBA CORRELATOR PROJECT | | |
|--------------------------------------|-------------------------|----------------|
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| FFT STAGE 5 ASIC HOOKUP | | |
| Size | Document Number | REV |
| B | 56000L002 (L002D14.SCH) | |
| Date: | May 6, 1997 | Sheet 14 of 41 |




FOR LOADING MISCELLANEOUS RAM VALUES.

RAM FUNCTION

| | | |
|----|--------|--------|
| E3 | RAMLD0 | INIT\1 |
| D1 | RAMLD1 | INIT\2 |
| E2 | RAMLD2 | FSCE\ |
| E1 | RAMLD3 | ST\0 |
| F3 | RAMLD4 | ST\1 |
| F2 | | |
| F1 | | |
| G2 | | |
| H1 | | |
| H2 | | |


STAGE 2A

| | | |
|--------------------------------------|-------------------------|----------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| Size | Document Number | REV |
| B | 56000L002 (L002D21.SCH) | |
| Date: | May 6, 1997 | Sheet 21 of 41 |



STAGE 3A

| VLBA CORRELATOR PROJECT | | |
|--|-------------------------|------------|
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| STAGES 3 ASIC HOOKUP WITH RAMLD OUT | | |
| Size | Document Number | REV |
| B | 56000L002 (L002D25.SCH) | |
| Date: May 6, 1997 Sheet 25 of 41 | | |



RADIX=FC

| | | | | | IF NOT OVERRAMPLLED HAVE ADDRb=0 IF OVERRAMPLLED TOGGLE 0=GENERATE STORES 1=NO STORES |
|------|-------|-----|-----|-------|--|
| CTR | STATE | RC0 | LSB | ADDRB | |
| FFT0 | FC | 0 | 0 | 1 | |
| FFT1 | FD | 0 | 1 | 0 | ADDRB INVERTED FROM LSB |
| FFT2 | FE | 0 | 0 | 1 | |
| FFT3 | FF | 1 | 1 | 0 | |
| FFT4 | FC | 0 | 0 | 1 | |
| FFT5 | FD | 0 | 1 | 0 | |
| FFT6 | FE | 0 | 0 | 1 | |
| FFT7 | FF | 1 | 1 | 0 | |

WHAT IF RAM INC TO ANOTHER ST AFTER LOAD?
PAUSE WILL BE AN INTEGRAL # OF FFT CYCLES.
HAVE LOAD AT END OF FFT CYCLE.

WITH RADIX = FC:
IF NOT OVERRAMPLLED:

FFT0 _____
FFT1 _____
FFT2 _____
FFT3 _____

FFT4 _____
FFT5 _____
FFT6 _____
FFT7 _____

IF OVERRAMPLLED:

*3C REFERS TO A SIGNAL FROM CRBIT OF COLUMN 3 ROW C.

VLBA CORRELATOR PROJECT
NATIONAL RADIO ASTRONOMY OBSERVATORY
CHARLOTTESVILLE, VA

Title

NCO STORE MUX ADDRESS GENERATOR

Size

Document Number

REV

A

56000L002

(L002D32.SCH)


Date:

May 6, 1997


Sheet

32 of 41

For the Fringe Rotator NCO, the Load pulses between stages are separated by an extra 32 ns as shown below:



For the FSTC NCO, we can have the load pulses right next to each other as shown below:



This works, since the clock enable to the FSTC allows the carry-in/carry-out pipelining to become invisible.


This sheet shows how the closer together load pulses work for 16 MHz operation (512, 1024, or 2048 point ffts).

This sheet also shows the closer together load pulses become essential for 8 MHz operation (256 point ffts).


Therefore, using the closer together load pulses works for all cases.

CLOSE TOGETHER LOAD PULSES - 16 MHZ

NCOCE' & FSCLOAD' IN THIS BLOCK, AFTER AN INTERNAL ASIC PIPELINE.




X0' = INIT X0 PHASE PLUS ONE INCREMENT.




NEED 1 CLK DELAY BETWEEN LOADINS.

SEPARATED LOAD PULSES - 8MHZ



CLOSE TOGETHER LOAD PULSES - 8 MHZ



CE AND RW MUX AUTOMATICALLY GIVE 1 BIT DELAY FOR 2K LOWER.


RST\ TO STG1 8
RST\ TO STG2 19
RST\ TO STG3 30
RST\ TO STG4 41
RST\ TO STG5 52
ONLY THE RST\ TO STG5 IS RELEVANT TO THIS DRAWING


| | |
|--------------------------------------|------------------------------|
| VLBA CORRELATOR PROJECT | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | |
| CHARLOTTESVILLE, VA | |
| Title | |
| FSTC CE AND LD TIMING | |
| Size | Document Number |
| B | 56000L002 (L002D38.SCH) |
| Date: | June 16, 1997 Sheet 38 of 41 |

VIEW IS OF COMPONENT SIDE

50 PIN "3M" TYPE CONN, 3433-5303
FOR TEST POINTS



SCANBE S-217 INJECTOR/EJECTOR







Q8 & Q9 TO BE DELAYED FOR WINDOW RAM.

CLEAR CLR' := RST + LDRAM'' * LDRAM'''
COUNT ENABLE CE' := (LDRAM'' * (WE'*WE'')) \) \)



A 6 BIT 163



CTRMSB.PDS
16R8 U127


| | | |
|--------------------------------------|-------------------------|----------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| PAL DESCRIPTIONS | | |
| Size | Document Number | REV |
| B | 56000L002 (L002D34.SCH) | |
| Date: | May 6, 1997 | Sheet 34 of 41 |

4 FFT Bin Schematics


Schematics 1025d09.sch, 01, 02, 03, 04, 40, 42, 45, 46

SHT. 14 BELOW CONTAINS THE RACK CONNECTORS
TO THE PLAYBACK DRIVES.


RACK 0





RACK 1





RACK 2




RACK 3









A[0..1] > A[0..1]

B[0..1] > B[0..1]

C[0..1] > C[0..1]

D[0..1] > D[0..1]







A\[0..1] > A\[0..1]

B\[0..1] > B\[0..1]

C\[0..1] > C\[0..1]

D\[0..1] > D\[0..1]

SLIP ON FIXTURE
ON FFT CARD CONNECTOR.


| | | |
|------------|---|-----------|
| A0 |  | R1 |
| A\0 |  | 100 |
| A1 |  | R2 |
| A\1 |  | 100 |
| B0 |  | R3 |
| B\0 |  | 100 |
| B1 |  | R4 |
| B\1 |  | 100 |
| C0 |  | R5 |
| C\0 |  | 100 |
| C1 |  | R6 |
| C\1 |  | 100 |
| D0 |  | R7 |
| D\0 |  | 100 |
| D1 |  | R8 |
| D\1 |  | 100 |

| | | |
|--------------------------------------|-------------------------|------------|
| VLBA CORRELATOR PROJECT | | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | | |
| CHARLOTTESVILLE, VA | | |
| Title | | |
| 100 OHM TERMINATING RESISTORS | | |
| Size | Document Number | REV |
| A | 56000L025 (L025D04.SCH) | |
| Date: | December 7, 1995 | Sheet 4 of |


CRSI\B[0..4] CRSI\B[0..4]
 CRSTBB[0..4] CRSTBB[0..4]
 RAMCLKB[0..4] RAMCLKB[0..4]
 FRSIB[0..4] FRSIB[0..4]

CRSI\A[0..4] CRSI\A[0..4]
 CRSTBA[0..4] CRSTBA[0..4]
 RAMCLKA[0..4] RAMCLKA[0..4]
 FRSIA[0..4] FRSIA[0..4]

BACKPLANE BUFFER BOARD ON THE LEFT



BACKPLANE BUFFER BOARD ON THE RIGHT





USED ON FFT BIN BACKPLANE FOR BUFFERING
THE FOLLOWING SIGNALS,
FROM THE FCC TO FFT BOARDS:
CRSI\, CRSTB, FRSI, RAMCLK


THESE BOARDS ARE BOLTED TO THE BACKPLANE.
THE WIRING IS REPEATED IN EACH RACK.

M:\RACKWIRE\L025\SCCS

| | |
|--------------------------------------|-------------------------|
| NATIONAL RADIO ASTRONOMY OBSERVATORY | |
| SOCORRO, NM | |
| Title | |
| Size | Document Number |
| B | 56000L025 (L025D40.SCH) |
| Date: | February 9, 1995 |
| Sheet | of |
| REV | |










5 VLBA1 Gate Array

ASIC Block Diagram k001d01.sch

VLBA1 Pinout k028d03.blk





VLBA1 ASIC

TOP VIEW

120 PIN PGA (121 PINS TOTAL)

| LABEL | PIN NAMES | LABEL | PIN NAMES |
|--------|----------------|-------|-----------|
| V | VCC | CRCK | CRSFTCLK |
| G | GROUND | CRST | CRSTB |
| N0-N17 | NDATAIN[0..17] | CRSI | CRSI |
| A0-A17 | AUXIN[0..17] | CRSO | CRSO |
| E0-E8 | EXTADD[0..8] | CRBT | CRBIT |
| O0-O17 | OUT[0..17] | RMTS | RAMTEST\ |
| T0-T9 | TWID[0..9] | EXOF | EXPOF\ |
| CLK | CLK | TWOE | TWIDOE |
| CLKA | CLKA | | |
| FCLK | FCLK | | |
| NCCK | NCOCLK | NCOE | NCOOE |
| PNND | PNAND | NCD9 | NCODOUT9 |
| RST | RST\ | NCI | NCOCI |
| R2C0 | R2CNT0 | NSCK | NCOSRCLK |
| WEA | WEIN\A | NCRW | NCORW\ |
| WEB | WEIN\B | NCCE | NCOCE\ |
| EXA | EXTASEL | NCSO | NCOSO |
| EXB | EXTBSEL | NCCO | NCOCO |
| | | NCSI | NCOSI |
| | | NCLD | NCOLDIN\ |
| | | NCST | NCOSTA\ |
| | | DEBL | DATAENBL\ |

This drawing combines k028d01.blk and k028d02.blk onto one drawing.

VLBA1 ASIC

BOTTOM VIEW

120 PIN PGA (121 PINS TOTAL)


In m:/ga/sch/SCCS

| | |
|--------------------------------------|------------------------------------|
| VLBA CORRELATOR PROJECT | |
| NATIONAL RADIO ASTRONOMY OBSERVATORY | |
| CHARLOTTESVILLE, VA | |
| Title | VLBA1 PIN ASSIGNMENTS, 120 PIN PGA |
| Size | Document Number |
| B | 56000K028 (K028D03.BLK) |
| REV | |
| Date: November 10, 1997 | Sheet 3 of 3 |


6 FFT Test Fixture Schematic and Block Diagram

FFT Test Fixture Top Level Schematic 1015d37.sch

FFT Test Fixture Block Diagram 1015d38.sch



* INDICATES DIFF TTL SIGNAL
** INDICATES DIFF ECL SIGNAL
INVERTED PINS NOT SHOWN



TFA, TFB, TFC, OR TFD SHOW WHICH TEST FIXTURE CARD CONTAINS THE NEARBY LOGIC.