

US/GR BK/ VLBA/

VLBA Technical Report No. 46
THE VLBA CORRELATOR
DIGITAL FILTER
VOLUME 2 of 2

**VLBA Technical Report No. 46
THE VLBA CORRELATOR
DIGITAL FILTER
VOLUME 2 of 2**

Joseph Greenberg

February 1, 1999

RECEIVED

MAR 11 1999

AOC LIBRARY
SOCORRO, NM

firmanv2.doc Microsoft Word not under SCCS control

Master file stored in /corrdwgs/manuals/firman/SCCS
(where the SCCS file would have been stored)

1 TABLE OF CONTENTS

(VOLUME II)

1	TABLE OF CONTENTS.....	2
2	FIR Block Diagrams	4
2.1	l031d25.sch Top Level FIR Block Diagram.....	5
2.2	l031d07.sch Backend Block Diagram	6
2.3	l031d09.sch Software/FFT Timing Block Diagram.....	7
3	FIR Schematics and Layout.....	9
3.1	l031d01.sch Filter Top Level.....	10
3.2	l031d02.sch FIR 8751 and Sequencers	11
3.3	l031d03.sch FIR DRAM PC Board Schematics	12
3.4	l031d04.sch FIR HCB Target Interface	13
3.5	l031d05.sch FIR Floating Point Chip	14
3.6	l031d06.sch FIR DRAMS and Crossbar	15
3.7	z016d01.lay FIR IC Layout.....	16
4	Ironics Transition Module Schematics.....	17
4.1	l044d01.sch Transition Module for Ironics IV-3272.....	18
4.2	l044d02.sch Terminations for Transition Module and Layout.....	19
5	LTA/FIR Test Fixture Schematics.....	20
5.1	l045d01 LTA/ FIR Test Fixture Control Logic	21
5.2	l045d02 LTA/ FIR Test Fixture Interconnects.....	22
6	FIR Timing Charts and Diagrams.....	23
6.1	l031d10 Divider Timing.....	24
6.2	l031d12 Main Loop Initialization Timing.....	25
6.3	l031d14 DRAM Addressing.....	26
6.4	l031d23 FIR Subarray Timing.....	27
6.5	l031d26 Validity Loop Timing	28
6.6	l031d27 Main Loop Timing.....	29
6.7	l031d30 Microprocessor Addressed DRAM Timing.....	30
6.8	l031d32 Main Loop MAC Timing	31
6.9	l031d33 DRAM Cycles.....	32
6.10	l031d34 Validity Loop Initialization Timing.....	33


6.11 1031d35 Validity Loop MAC Timing.....34

The 11 by 17 drawings in this volume can be plotted by invoking:
/corrdwgs/manuals/firman/plotfir, which is under SCCS control


This document can be printed without the placeholders by telling the print command
to print pages 1,2,3,4,9,17,20,23

FIR Block Diagrams

2	<i>FIR Block Diagrams</i>	4
2.1	l031d25.sch Top Level FIR Block Diagram	5
2.2	l031d07.sch Backend Block Diagram	6
2.3	l031d09.sch Software/FFT Timing Block Diagram	7




RESET FIFO AT BEGINNING OF BASELINE WHEN !10uSTIC.
FIFO CAN HOLD WHOLE BASELINE, SO NOT NEED TO WORRY ABOUT FIFO OVERFLOW.



VALIDITIES ARE GOOD FOR A DUMP TIME.
SEQUENCER NEEDS TO SWITCH TO LOAD AND NORMALIZE VALIDITY MODE.

WO 4 CYCLE GAP $\xrightarrow{8 \text{ MHz}}$ TO 29C327



NEWPAGE FROM LTA FFT SEQ
NEWPAGE FROM LTA FFT SEQ SINCE
IT CONTROLS THE PC REG ROM.



IF PCLD\ AND SEUPBR\ OCCUR AT THE SAME TIME,
CHECK THE INPUTOR & STOPLOOP SIGNALS

```

                                | JUST PAST START OF PROGRAM LOOP
                                +-----+
                                | LAST BL | DUMMY BL |
                                +-----+
    EMPTY FLAG \
                |-----|
    ON DUMMY DRAM BASELINE AT END OF FIFO
    NEEDS TO BE WITHIN THE 10 uSEC PROGRAM CYCLE.

THE LAST BASELINE WILL SPAN MANY PROGRAM LOOPS.
```


PCINT IDLE LOOP TIMING

PCLD\
 SEQU PBR\
 UPBR\
 CAPT ADR uP ADR
 LOAD\

SEE /FIRASM/SEQ.TXT

2 FIR Schematics and Layout

3	<i>FIR Schematics and Layout</i>	9
3.1	l031d01.sch Filter Top Level	10
3.2	l031d02.sch FIR 8751 and Sequencers	11
3.3	l031d03.sch FIR DRAM PC Board Schematics	12
3.4	l031d04.sch FIR HCB Target Interface	13
3.5	l031d05.sch FIR Floating Point Chip	14
3.6	l031d06.sch FIR DRAMS and Crossbar	15
3.7	z016d01.lay FIR IC Layout	16




ADDRESS MUX

REFRESH COUNTER


FOUR DRAM PC BOARD

HAVE BOARD FLUSH WITH ENDS OF CONNECTORS.
THE CONNECTORS ARE SPACED CLOSER TOGETHER THAN ON THE LTA.




EIGHT DRAM PC BOARD

HAVE BOARD FLUSH WITH ENDS OF CONNECTORS.
THE CONNECTORS ARE SPACED CLOSER TOGETHER THAN ON THE LTA.




• REPRESENTS A COLUMN OF WW PINS.






2 OF THESE BOARDS WILL BE END TO END AS SHOWN

ELIMINATING THE VERTICAL GROUND BUSSES WILL FACILITATE ROUTING THE A[0..31] BUS ON THE TOP SIDE OF THE BOARD



Size	Document Number	REV
B	56000L031 (L031D04.SCH)	
Date:	April 6, 1992	Sheet 4 of 5

SEQ = NEEDS TO BE UNDER SEQUENCER CONTROL
uP = CAN BE UNDER uP CONTROL




I5	I4	I3	I2	I1	I0	HEX	OPERATION (FLOATING POINT)
0	0	0	0	0	0	00	P + T
0	0	0	0	0	1	01	P * Q
0	0	0	0	1	0	02	COMPARE P AND T
0	0	0	0	1	1	03	MAX P, T
0	0	0	1	0	0	04	MIN P, T
0	0	0	1	0	1	05	CONVERT T TO INTEGER
0	0	0	1	1	0	06	SCALE T TO INTEGER BY Q
0	0	0	1	1	1	07	(P * Q) + T
0	0	1	0	0	0	08	ROUND T TO INTEGRAL VALUE
0	0	1	0	0	1	09	RECIPROCAL SEED OF P
0	0	1	0	1	0	0A	CONVERT T TO ALTERNATE F, P FORMAT
0	0	1	0	1	1	0B	CONVERT T FROM ALTERNATE F, P FORMAT
0	0	1	1	0	0	0C	
0	0	1	1	0	1	0D	
0	0	1	1	1	0	0E	
0	0	1	1	1	1	0F	
I5	I4	I3	I2	I1	I0	HEX	OPERATION (INTEGER)
1	0	0	0	0	0	20	P + T
1	0	0	0	0	1	21	P * Q
1	0	0	0	1	0	22	COMPARE P AND T
1	0	0	0	1	1	23	MAX P, T
1	0	0	1	0	0	24	MIN P, T
1	0	0	1	0	1	25	CONVERT T TO INTEGER
1	0	0	1	1	0	26	SCALE T TO INTEGER BY Q
1	0	0	1	1	1	27	
1	0	1	0	0	0	28	
1	0	1	0	0	1	29	
1	0	1	0	1	0	2A	
1	0	1	0	1	1	2B	
1	1	0	0	0	0	30	P OR T
1	1	0	0	0	1	31	P AND T
1	1	0	0	1	0	32	EXOR T
1	1	0	0	1	1	33	LOGICAL SHIFT P Q PLACES
1	1	0	1	0	0	34	ARITHMETIC SHIFT P Q PLACES
1	1	0	1	0	1	35	FUNNEL SHIFT P-T Q PLACES
1	1	0	1	1	0	36	
1	1	0	1	1	1	37	
X	1	1	0	0	0	18	MOVE P
X	1	1	1	1	1	1F	LOAD MODE REGISTER


SEL3	SEL2	SEL1	SEL0	HEX	F, Q, T INPUT SELECTED
0	0	0	0	00	R REGISTER
0	0	0	1	01	S REGISTER
0	0	1	0	02	ZERO (0000 0000 0000 0000)
0	0	1	1	03	0.5 * (3FE0 0000 0000 0000)
0	1	0	0	04	1 (3FF0 0000 0000 0000)
0	1	0	1	05	2 (4000 0000 0000 0000)
0	1	1	0	06	3 (4080 0000 0000 0000)
0	1	1	1	07	PI ** (4009 21FB 5444 2D18)
1	0	0	0	08	REGISTER FILE 0
1	0	0	1	09	REGISTER FILE 1
1	0	1	0	0A	REGISTER FILE 2
1	0	1	1	0B	REGISTER FILE 3
1	1	0	0	0C	REGISTER FILE 4
1	1	0	1	0D	REGISTER FILE 5
1	1	1	0	0E	REGISTER FILE 6
1	1	1	1	0F	REGISTER FILE 7


* 0.5 (FLOATING POINT) OR - (INTEGER)
** PI (FLOATING POINT) OR MAX NEG (INTEG)

MODE WORD FOR FIR:

00 18 00 00








SEE NRAO DRAWING # 56000M002 FOR
MECHANICAL DETAILS OF CARD.



THIS SKETCH DETAILS THE APPROXIMATE
LOCATIONS OF ALL COMPONENTS.

ALL COMPONENTS WILL BE ON GRID UNLESS OTHERWISE NOTED.

3 Ironics Transition Module Schematics


4	<i>Ironics Transition Module Schematics</i>	17
4.1	l044d01.sch Transition Module for Ironics IV-3272	18
4.2	l044d02.sch Terminations for Transition Module and Layout	19






4 LTA/FIR Test Fixture Schematics

5	<i>LTA/FIR Test Fixture Schematics.....</i>	20
5.1	1045d01 LTA/ FIR Test Fixture Control Logic	21
5.2	1045d02 LTA/ FIR Test Fixture Interconnects.....	22

LTA/FIR TEST FIXTURE
CONTROL LOGIC

IN corrdwgs/firtfix/sch/SCCS


NATIONAL RADIO ASTRONOMY OBSERVATORY			
VLBA CORRELATOR			
Title			
TEST FIXTURE CONTROL LOGIC 1			
Size	Document Number		REV
C	L045D01.SCH		A
Date:	May 20, 1998	Sheet	1 of 1



5 FIR Timing Charts and Diagrams

6	<i>FIR Timing Charts and Diagrams.....</i>	23
6.1	l031d10 Divider Timing.....	24
6.2	l031d12 Main Loop Initialization Timing.....	25
6.3	l031d14 DRAM Addressing.....	26
6.4	l031d23 FIR Subarray Timing.....	27
6.5	l031d26 Validity Loop Timing	28
6.6	l031d27 Main Loop Timing.....	29
6.7	l031d30 Microprocessor Addressed DRAM Timing.....	30
6.8	l031d32 Main Loop MAC Timing	31
6.9	l031d33 DRAM Cycles.....	32
6.10	l031d34 Validity Loop Initialization Timing.....	33
6.11	l031d35 Validity Loop MAC Timing.....	34

THIS SECOND TIC WILL READ THE DUPLICATE VALUE IF 1 VALIDITY / 2 uSEC.



lower case means actual value in prom before reg nc = not clocked in 327																									
PAGE 2 ->													PAGE 1 ->												
	AF	60	61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F	70	71	72	73	74	75		
instruction	r*r0+s	dummy	f=r	f=r	f=r	f=r	f=r*r4	f=r*r4	f=r*r5	f=r*r5	f=r*r6	f=r*r6	f=r*r7	f=r*r7	f=r	f=r	f=r	r*r0+s	r*r0+s	r*r0+s	r*r0+s	r*r0+s			
R INPUT	TW7			VAL0	VAL1	VAL2	VAL3	RE0	IM0	RE1	IM1	RE2	IM2	RE3	IM3	RIN	HiZ	HiZ	TW0	TW1	TW2	TW3	TW4		
R REG							R4=VAL0	R5=VAL1	R6=VAL2	R7=VAL3	R0 =RE0	R1 =IM0	R2 =RE1	R3 =IM1	R4 =RE2	R5 =IM2	R6 =RE3	R7 =IM3							
rfsel(24-26) (number) & enrfl(27) (waveform)	4				5	6	7	0	1	*VAL0 2	*VAL0 3	*VAL1 4	*VAL1 5	*VAL2 6	*VAL2 7	*VAL3	*VAL3								
oemuxg\ -ba	1-3none				0-2 ram	0-2 ram	0-2 ram	0-0fifo	0-0fifo	0-0fifo	0-0fifo	0-0fifo	0-0fifo	0-0fifo	0-0fifo	1-0	1-2	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2		
efifoso\ (68) #, FIFOSO (waveform)	1	1	1	1	0	0	*	0	*	0	*	0	*	0	*	1	*	1	1	1	1	1	1		
vadroe(65)		0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
evalunck\ (62)		1	0	0	*	0	*	0	*	1	*	1	1	1	1	1	1								
fstb(16)		CAPTURE	VAL0																						
rqststb\ (66)																									
rescnt(57)																									
														clacnbl\ (3)											
tw(0-2)																			tw0	tw1	tw2	tw3	tw4	tw5	
SUBARRAY FROM DELAY FIFO																									

INITIALLY:
LOAD A BASELINE, DRAM BASELINE, MODULUS AND SUBARRAY
LOAD VALIDITY RAMS

VAL0 00000000
VAL1 01000000
VAL2 02000000
VAL3 03000000

60	DUMMY	INSTRUCTION	FOLLOWING LAST	MAC	BC	T15*R7+ACCI28
61	VAL0		STRAIGHT THRU		BD	T11*R7+ACCI29
62	VAL1		STRAIGHT THRU		BE	T7*R7+ACCI30
63	VAL2		STRAIGHT THRU		BF	T3*R7+ACCI31
64	VAL3		STRAIGHT THRU		61	R4=VAL0
65	RE0		RE0*R4		62	R5=VAL1
66	IM0		IM0*R4		63	R6=VAL2
67	RE1		RE1*R5		64	R7=VAL3
68	IM1		IM1*R5		65	R0=RE0*VAL0
69	RE2		RE2*R6		66	R1=IM0*VAL0
6A	IM2		IM2*R6		67	R2=RE1*VAL1
6B	RE3		RE3*R7		68	R3=IM1*VAL1
6C	IM3		IM3*R7		69	R4=RE2*VAL2
6D	R IN		STRAIGHT THRU		6A	R5=IM2*VAL2
6E		S IN	STRAIGHT THRU		6B	R6=RE3*VAL3
					6C	R7=IM3*VAL3
	FILTER 32 RESULTS					OUTPUT =
70	T0	ACCr0	T0*R0+0		6D	R IN
71	T28	ACCr1	T28*R0+ACCr1		6E	S IN
72	T24	ACCr2	T24*R0+ACCr2			
73	T20	ACCr3	T20*R0+ACCr3			
74	T16	ACCr4	T16*R0+ACCr4	70	T0*R0+0	
75	T12	ACCr5	T12*R0+ACCr5	71	T28*R0+ACCr1	
76	T8	ACCr6	T8*R0+ACCr6	72	T24*R0+ACCr2	
77	T4	ACCr7	T4*R0+ACCr7	73	T20*R0+ACCr3	
78	T0	ACCi0	T0*R1+0	74	T16*R0+ACCr4	
79	T28	ACCi1	T28*R1+ACCi1	75	T12*R0+ACCr5	
7A	T24	ACCi2	T24*R1+ACCi2	76	T8*R0+ACCr6	
7B	T20	ACCi3	T20*R1+ACCi3	77	T4*R0+ACCr7	
7C	T16	ACCi4	T16*R1+ACCi4	78	T0*R1+0	
7D	T12	ACCi5	T12*R1+ACCi5	79	T28*R1+ACCi1	
7E	T8	ACCi6	T8*R1+ACCi6	8A	T24*R1+ACCi2	
7F	T4	ACCi7	T4*R1+ACCi7	8B	T20*R1+ACCi3	
				8C		
				8D		
				8E		
				8F		

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
MAIN LOOP INITIALIZATION TIMING		
Size	Document Number	REV
B	56000L031 (L031D12.SCH)	
Date:	May 22, 1998	Sheet 12 of

[illegible]

SUBARRAY 0 SUBARRAY 1 SUBARRAY 0 IS A 32 TAP FILTER * MEANS READY TO OUTPUT
SUBARRAY 1 IS A 10 TAP FILTER, ONLY 5 RAMS USED
RAM0 RAM1 RAM2 RAM3 RAM4 RAM5 RAM6 RAM7

INPUT 0 INPUT0 SUB1IN0 1T0
INPUT 1 SUB0IN0 T0
INPUT 2 SUB0IN1 T1
INPUT 3 SUB0IN2 T2
INPUT 4 INPUT1 SUB0IN3 T3
INPUT 5 SUB1IN1 1T1
INPUT 6 SUB0IN4 T4 T0
INPUT 7 SUB0IN5 T5 T1
INPUT 8 INPUT2 SUB0IN6 T6 T2
INPUT 9 SUB0IN7 T7 T3
INPUT 10 SUB1IN2 1T2 1T0
INPUT 11 SUB0IN8 T8 T4 T0
INPUT 12 INPUT3 SUB0IN9 T9 T5 T1
INPUT 13 SUB0IN10 T10 T6 T2
INPUT 14 SUB0IN11 T11 T7 T3
INPUT 15 SUB1IN3 1T3 1T1
INPUT 16 SUB0IN12 T12 T8 T4 T0
INPUT 17 SUB0IN13 T13 T9 T5 T1
INPUT 18 SUB0IN14 T14 T10 T6 T2
INPUT 19 SUB0IN15 T15 T11 T7 T3
INPUT 20 INPUT5 SUB1IN4 1T4 1T2 1T0
INPUT 21 SUB0IN16 T16 T12 T8 T4 T0
INPUT 22 SUB0IN17 T17 T13 T9 T5 T1
INPUT 23 SUB0IN18 T18 T14 T10 T6 T2
INPUT 24 INPUT6 SUB0IN19 T19 T15 T11 T7 T3
INPUT 25 SUB1IN5 1T5 1T3 1T1
INPUT 26 SUB0IN20 T20 T16 T12 T8 T4 T0
INPUT 27 SUB0IN21 T21 T17 T13 T9 T5 T1
INPUT 28 INPUT7 SUB0IN22 T22 T18 T14 T10 T6 T2
INPUT 29 SUB0IN23 T23 T19 T15 T11 T7 T3
INPUT 30 SUB1IN6 1T6 1T4 1T2 1T0
INPUT 31 SUB0IN24 T24 T20 T16 T12 T8 T4 T0
INPUT 32 SUB0IN25 T25 T21 T17 T13 T9 T5 T1
INPUT 33 SUB0IN26 T26 T22 T18 T14 T10 T6 T2
INPUT 34 SUB0IN27 T27 T23 T19 T15 T11 T7 T3
INPUT 35 INPUT9 SUB1IN7 1T7 1T5 1T3 1T1
INPUT 36 SUB0IN28 T28 T24 T20 T16 T12 T8 T4 T0
INPUT 37 SUB0IN29 T29 T25 T21 T17 T13 T9 T5 T1
INPUT 38 SUB0IN30 T30 T26 T22 T18 T14 T10 T6 T2
INPUT 39 SUB0IN31 *T31 T27 T23 T19 T15 T11 T7 T3
INPUT 40 INPUT10 SUB1IN8 1T8 1T6 1T4 1T2 1T0
INPUT 41 SUB0IN32 T0 T28 T24 T20 T16 T12 T8 T4
INPUT 42 SUB0IN33 T1 T29 T25 T21 T17 T13 T9 T5
INPUT 43 INPUT11 SUB0IN34 T2 T30 T26 T22 T18 T14 T10 T6
SUB0IN35 T3 *T31 T27 T23 T19 T15 T11 T7
SUB1IN9 *1T9 1T7 1T5 1T3 1T1
SUB0IN36 T4 T0 T28 T24 T20 T16 T12 T8
SUB0IN37 T5 T1 T29 T25 T21 T17 T13 T9
SUB0IN38 T6 T2 T30 T26 T22 T18 T14 T10
SUB0IN39 T7 T3 *T31 T27 T23 T19 T15 T11
SUB1IN10 1T0 1T8 1T6 1T4 1T2
SUB0IN40 T8 T4 T0 T28 T24 T20 T16 T12
SUB0IN41 T9 T5 T1 T29 T25 T21 T17 T13
SUB0IN42 T10 T6 T2 T30 T26 T22 T18 T14
SUB0IN43 T11 T7 T3 *T31 T27 T23 T19 T15
SUB1IN11 1T1 *1T9 1T7 1T5 1T3

A BASELINE = 8 CHANNELS * 256 SPECTRAL POINTS * 8 BYTES = 16384 BYTES.
IN 131 MS., AT 4 MBYTES/SEC, 32 BASELINES CAN BE OUTPUT.

EXAMPLE:
SUBARRAY 0 25 BASELINES EVERY 131 MS USING FILTER
SUBARRAY 1 70 BASELINES EVERY 1.31 SEC

DO 25 OF 0 AND 7 OF 1, EACH CYCLE
SUBARRAY 0 VALUES GO THROUGH FILTER, EVENTUALLY
GETTING TO OUTPUT RAM.
SUBARRAY 1 VALUES GO DIRECTLY TO OUTPUT RAM.

OUTPUT RAM HOLDS ALL 210 BASELINES

SUBARRAY 0'S PORTION UPDATED EVERY 131 MS.
SUBARRAY 1'S PORTION UPDATED EVERY 1.31 SEC

NEED TO BANKSWITCH ON A SUBARRAY BASIS!

CHUCK CAN ONLY GIVE OUT VALUES ON THE 2 uSEC
BOUNDARIES. THEREFORE IT IT GOOD TO BUFFER HIM
VIA AN EXTRA MEMORY.

FOR DIFFERENT DUMP RATES,
FOR THE DIFFERENT SUBARRAYS,
JUST INTERSPERSE THE POINTS
AT WHATEVER RATE THEY COME OUT.



IF ONE SUBARRAY IS HUGE, WITH A LOW
DUMP RATE, WHILE THE OTHER IS SMALL
WITH A FAST DUMP RATE,
THE SMALL ONE HAS PRIORITY.
THUS THE HUGE ONE WILL HAVE TO COME
IN SECTIONS BETWEEN THE SMALL ONE.

SUBARRAYS ALLOWED IN STORING DATA IN 8 RAMS.
IF 32 TAP FILTERS, WANT TO OUTPUT EACH AFTER 32 DUMPS.
IF X TAP FILTERS, WANT TO OUTPUT EACH AFTER X DUMPS.
WHEN IT IS TIME TO OUTPUT, A SUBARRAY, HAVE THAT DUMP BE COPIED IN PARALLEL
TO THE OUTPUT RAM. THE OUTPUT RAM WILL THEN BE READ TO THE BACKEND.


RAMS USED * DUTY CYCLE = # TAP WEIGHTS
WHERE RAMS USED CAN BE 1 TO 8
DUTY CYCLE IS AN INTEGER VALUE
THUS # TAP WEIGHTS CAN BE:

		RAMS USED							
		0	1	2	3	4	5	6	7 8
D	0	0	0	0	0	0	0	0	0
U	1	0	1	2	3	4	5	6	7 8
T	2	0	2	4	6	8	10	12	14 16
Y	3	0	3	6	9	12	15	18	21 24
	4	0	4	8	12	16	20	24	28 32
C	5	0	5	10	15	20	25	30	35 40
Y	6	0	6	12	18	24	30	36	42 48
C	7	0	7	14	21	28	35	42	49 56
L	8	0	8	16	24	32	40	48	56 64
E									

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
FIR SUBARRAY TIMING		
Size	Document Number	REV
B	56000L031 (L031D23.SCH)	
Date:	July 25, 1996	Sheet 23 of 41




VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
VALIDITY LOOP TIMING		
Size	Document Number	REV
B	56000L031 (L031D26.SCH)	
Date:	July 3, 1991	Sheet 26 of



DOES NOT USE DRAMS

INPUT AFE = 0 WHEN > 8 VALUES IN FIFO

DONE MEANS DONE\ TO RESET PCINT FF.




* THE HF SIGNAL WOULD GO TO FIRPAL7. FIRPAL7 ALSO HAS THE PAGE #.
THE HF SIGNAL WOULD ONLY BE USED ON PAGE 1, WHICH WOULD HAVE THE STRAIGHT THRU MODE.
THIS WOULD PREVENT THE CHECKING OF HF DURING DRAM USE OPERATION.
IN DRAM OPERATION, THE FIFO COULD NORMALLY BECOME FULL IN 2 K MODE.

NOTE THE BACK END WOULD HAVE TO NOT EXPECT THE BANK SWITCHING THAT
NORMALLY OCCURS EVERY 131 MS

RCNTENBL COULD DETERMINISTICALLY CLOCK THE SNAPSHOT REGISTER OUTPUT
INTO THE be FIFO.

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
MAIN LOOP TIMING		
Size	Document Number	REV
B	56000L031 (L031D27.SCH)	
Date:	October 23, 1991	Sheet 27 of



VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
uP ADDRESSED DRAM TIMING		
Size	Document Number	REV
B	56000L031 (L031D30.SCH)	
Date:	December 9, 1991	Sheet 8 of

	6F	70	71	72	74	75	76	77	78	79	7A	7B	7C	7D	7E	7F	80	81	82		
instruction	f=r	r*r0+s	r*r0+s	r*r0+s	r*r0+s	r*r0+s	r*r0+s	r*r0+s	r*r1+s	r*r1+s	r*r1+s	r*r1+s	r*r1+s	r*r1+s	r*r1+s	r*r1+s	r*r2+s	r*r2+s	r*r2+s	r*r2+s	
R INPUT	HiZ	HiZ	TW0	TW1	TW2	TW3	TW4	TW5	TW6	TW7	TW0	TW1	TW2	TW3	TW4	TW5	TW6	TW7	TW0	TW1	
S-INPUT	XX	XX	XX	ACCr0	ACCr1	ACCr2	ACCr3	ACCr4	ACCr5	ACCr6	ACCr7	ACCi0	ACCi1	ACCi2	ACCi3	ACCi4	ACCi5	ACCi6	ACCi7	ACCr0	ACCr1
1 LESS PIPELINE STAGE IN 327																					
fstb\ (16)																					
oemuxg\ -ba	1-2	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2 ram	
8TO1 MUX OUT (SEE 08)																					
rqststb\ (66)																					
rescnt (57)																					
ldlyldck (75)																					
tw (0-2)																					
subarray (4)																					
ldlyldck (76)																					
1ST ONE FOR DELAYED RESULT TO DRAMS SEE 08																					

```
efifoso\ (68)=1
vadroe (65)=0
edlyunck\ (73)=0
edlyldck\ (74)=0
dlyrst\ (72)=1
```

TO SET UP 4 CYCLE DELAY

1E 1F 20 21 22 23 24 25

dlyrst\ (72)

edlyldck\ (74)

DLYLDCK

INPUT

edlyunck\ (73)

DLYUNCK

OUTPUT






| w0|w1|w2|w3|w4

w0|w1

6E	S IN	STRAIGHT THRU	6B R6=RE3*VAL3
	FILTER 32 RESULTS		6C R7=IM3*VAL3
70	T0 ACCr0	T0*R0+0	OUTPUT =
71	T28 ACCr1	T28*R0+ACCr1	6D R IN
72	T24 ACCr2	T24*R0+ACCr2	6E S IN
73	T20 ACCr3	T20*R0+ACCr3	
74	T16 ACCr4	T16*R0+ACCr4	70 T0*R0+0
75	T12 ACCr5	T12*R0+ACCr5	71 T28*R0+ACCr1
76	T8 ACCr6	T8*R0+ACCr6	72 T24*R0+ACCr2
77	T4 ACCr7	T4*R0+ACCr7	73 T20*R0+ACCr3
78	T0 ACCi0	T0*R1+0	74 T16*R0+ACCr4
79	T28 ACCi1	T28*R1+ACCi1	75 T12*R0+ACCr5
7A	T24 ACCi2	T24*R1+ACCi2	76 T8*R0+ACCr6
7B	T20 ACCi3	T20*R1+ACCi3	77 T4*R0+ACCr7
7C	T16 ACCi4	T16*R1+ACCi4	78 T0*R1+0
7D	T12 ACCi5	T12*R1+ACCi5	79 T28*R1+ACCi1
7E	T8 ACCi6	T8*R1+ACCi6	8A T24*R1+ACCi2
7F	T4 ACCi7	T4*R1+ACCi7	8B T20*R1+ACCi3
ESCNT			8C T16*R1+ACCi4
			8D T12*R1+ACCi5
			8E T8*R1+ACCi6
			8F T4*R1+ACCi7

* DRAMBL UNLOADS THE NEW DRAM BASELINE WHEN RESULT 4 FROM RESCNT. (SEE FIRPAL1 6E ON SHT. 1)
RESCNT IS PLACED SO AS NOT TO ALLOW THE NEW BASELINE LOADING UNTIL THE USE OF THE OLD BASELINE IS DONE. (SEE SHT.8)

VLBA CORRELATOR PROJECT NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTESVILLE, VA		
Title		
MAIN LOOP MAC TIMING		
Size	Document Number	REV
B	56000L031 (L031D32.SCH)	
Date:	March 20, 1992	Sheet 12 of



PRECAS\ TIMING	
CK8 12NS	
CK8 BUFFER 10 NS	
PRECAS\ 12 NS	
22V10 SU 12 NS	
37 NS	
62 AVAIL DUE TO WS	
DATA TIMING	
327 OUT 22NS	
29MA16 25 NS	
DRAM 0 SU	
47 NS	
62 AVAIL	
AENBL\ & BENBL\ TO DATA PATH TIMING	
-2 NS CAS BUFFER	
10 NS ALS CK8 BUFFER	
AENBL\ 12 NS	
29MA16 25 NS	
DRAM 0 SU	
45 NS	
62 AVAIL	
FOR READING BUS, THERE IS 125 NS AVAILABLE AFTER FTOA.	

MEETS SPECS EVEN THOUGH WE\ OFFSET

SEE L031D14

THE READ AND WRITES 0 THRU 7 CAN BE SEEN TO PROGRESS THROUGH THE 4 RAM BANKS.
A AND B REPRESENT THE 2 PHYSICAL SETS OF RAM, EACH WITH 2 RAM BANKS.
PTOA SWITCHES BETWEEN THE RAM BANKS.
SINCE PTOA ALWAYS ENABLES ONE BUS, A OR B, ITS INITIAL STATE DOES NOT MATTER, FOR AS FAR AS PREVENTING BUS CONTENTION.
IF THERE IS NO CLOCK, IT IS ASSUMED THAT THE DRAM OUTPUTS WILL BE HIZ.
REFRESH DRAMS DURING THE SETUP 2 USEC CYCLE IN THE 10 USEC LOOP.
THE 250 NS CYCLE ALLOWS FULL RANDOM ACCESS.

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
DRAM CYCLES		
Size	Document Number	REV
C	56000L031 (L031D33.SCH)	
Date:	November 19, 1991	Sheet 8 of

lower case means actual value in prom before reg nc = not clocked in 327										PAGE 2 ->										PAGE 1 ->															
	AF	60	61	62	63	64	65	do not multiply by validity here!					66	67	68	69	6A	6B	6C	6D	6E	6F	70	71	72	73	74	75							
instruction	r*r0+s	dummy	f=r																	f=r			r*r0+s	r*r0+s	r*r0+s	r*r0+s	r*r0+s								
R INPUT	TW7																				RE0	HiZ	HiZ	TW0	TW1	TW2	TW3	TW4							
Rx REG																						ACTUALLY IS 1	EARLY	R0=RE0											
rfsel(24-26)(number) & enrf\ (27)(waveform)																					0														
oemuxg(103)\-bd(102,1)		1-3	1-0	1-0	ok to go ram to fifo			1-0	1-0	1-0	1-0	1-0	1-0	1-0	1-0	1-0	1-0	1-0	0-0fifo	1-0	1-2	0-2 ram		0-2 ram	0-2 ram	0-2 ram	0-2 ram	0-2							
efifoso\ (68) #, FIFOSO(waveform)		1	1	1	1																1	1	0	1*		1	1	1	1	1					
vadroe(65)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	throw away imaginary value					0								
evalunck\ (62)			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1														
																clacnbl\ (3)																			
tw(0-2)																							tw0	tw1	tw2	tw3	tw4	tw5							
SUBARRAY FROM DELAY FIFO																																			

60	DUMMY INSTRUCTION	FOLLOWING LAST MAC	BC	T15*R7+ACCi28
61	VAL0	STRAIGHT THRU	BD	T11*R7+ACCi29
62	VAL1	STRAIGHT THRU	BE	T7*R7+ACCi30
63	VAL2	STRAIGHT THRU	BF	T3*R7+ACCi31
64	VAL3	STRAIGHT THRU	61	R4=VAL0
65	RE0	STRAIGHT THRU	62	
66	IM0	STRAIGHT THRU	63	
67	RE1	STRAIGHT THRU	64	
68	IM1	STRAIGHT THRU	65	
69	RE2	STRAIGHT THRU	66	
6A	IM2	STRAIGHT THRU	67	
6B	RE3	STRAIGHT THRU	68	
6C	IM3	STRAIGHT THRU	69	
6D	R IN	STRAIGHT THRU	6A	
6E	S IN	STRAIGHT THRU	6B	
			6C	
	FILTER 32 RESULTS		OUTPUT =	
70	T0	ACCr0	T0*R0+0	6D RE0
71	T28	ACCr1	T28*R0+ACCr1	6E S IN
72	T24	ACCr2	T24*R0+ACCr2	
73	T20	ACCr3	T20*R0+ACCr3	
74	T16	ACCr4	T16*R0+ACCr4	70 T0*R0+0
75	T12	ACCr5	T12*R0+ACCr5	71 T28*R0+ACCr1
76	T8	ACCr6	T8*R0+ACCr6	72 T24*R0+ACCr2
77	T4	ACCr7	T4*R0+ACCr7	73 T20*R0+ACCr3
78	T0	ACCr0	T0*R1+0	74 T16*R0+ACCr4
79	T28	ACCr1	T28*R1+ACCr1	75 T12*R0+ACCr5
7A	T24	ACCr2	T24*R1+ACCr2	76 T8*R0+ACCr6
7B	T20	ACCr3	T20*R1+ACCr3	77 T4*R0+ACCr7
7C	T16	ACCr4	T16*R1+ACCr4	78 T0*R1+0
7D	T12	ACCr5	T12*R1+ACCr5	79 T28*R1+ACCr1
7E	T8	ACCr6	T8*R1+ACCr6	8A T24*R1+ACCr2
7F	T4	ACCr7	T4*R1+ACCr7	8B T20*R1+ACCr3
				8C
				8D
				8E
				8F

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY		
CHARLOTTESVILLE, VA		
Title		
VALIDITY LOOP INITIALIZATION TIMING		
Size	Document Number	REV
B	56000L031 (L031D34.SCH)	
Date:	February 3, 1992	Sheet 12 of

PUT 1/V IN RAM BANKS 4,5,6,7

* DRAMBL UNLOADS THE NEW BASELINE WHEN RESULT 4 FROM RESCNT.(SEE FIRPAL1 6E ON SHT. 1)
RESCNT IS PLACED SO AS NOT TO ALLOW THE NEW BASELINE LOADING UNTIL THE USE OF THE OLD BASELINE IS DONE.(SEE SHT.8)

VLBA CORRELATOR PROJECT		
NATIONAL RADIO ASTRONOMY OBSERVATORY CHARLOTTESVILLE, VA		
Title		
VALIDITY LOOP MAC TIMING		
Size	Document Number	REV
B	56000L031 (L031D35.SCH)	
Date:	February 6, 1992	Sheet 12 of